{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,26]],"date-time":"2025-11-26T16:49:51Z","timestamp":1764175791819,"version":"3.41.0"},"reference-count":27,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,5,5]],"date-time":"2025-05-05T00:00:00Z","timestamp":1746403200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,5,5]],"date-time":"2025-05-05T00:00:00Z","timestamp":1746403200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,5,5]]},"DOI":"10.1109\/ddecs63720.2025.11006811","type":"proceedings-article","created":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T17:37:05Z","timestamp":1747849025000},"page":"31-36","source":"Crossref","is-referenced-by-count":1,"title":["River: Sneak Path Aware READ-based In-Memory Computing for 1T1M Memristive Crossbars"],"prefix":"10.1109","author":[{"given":"Till","family":"Schnittka","sequence":"first","affiliation":[{"name":"University of Bremen,Bremen,Germany"}]},{"given":"Chandan Kumar","family":"Jha","sequence":"additional","affiliation":[{"name":"University of Bremen,Bremen,Germany"}]},{"given":"Sallar","family":"Ahmadi-Pour","sequence":"additional","affiliation":[{"name":"University of Bremen,Bremen,Germany"}]},{"given":"Rolf","family":"Drechsler","sequence":"additional","affiliation":[{"name":"University of Bremen,Bremen,Germany"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2019.2922889"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1038\/s41565-020-0655-z"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0054-8"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID60093.2024.00100"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2282132"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2357292"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240811"},{"key":"ref8","first-page":"948","article-title":"Fast logic synthesis for rram-based in-memory computing using majority-inverter graphs","volume-title":"2016 Design, Automation & Test in Europe Conference & Exhibition (DATE)","author":"Shirinzadeh"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2023.3344523"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2023.3298740"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1038\/srep20085"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC52403.2022.9712569"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2012.10.001"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2016.2594798"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2017.39"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-021-25455-0"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-018-04482-4"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898010"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/27\/36\/365202"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2019.2933774"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7538936"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3138356"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480071"},{"key":"ref24","first-page":"4","volume-title":"Sis: A system for sequential circuit synthesis","volume":"94720","author":"Singh","year":"1992"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1039\/D0NA00100G"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/54.785838"},{"article-title":"The epfl combinational benchmark suite","volume-title":"Proceedings of the 24th International Workshop on Logic & Synthesis (IWLS)","author":"Amar\u00fa","key":"ref27"}],"event":{"name":"2025 IEEE 28th International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS)","start":{"date-parts":[[2025,5,5]]},"location":"Lyon, France","end":{"date-parts":[[2025,5,7]]}},"container-title":["2025 IEEE 28th International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11006671\/11006672\/11006811.pdf?arnumber=11006811","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,22]],"date-time":"2025-05-22T05:56:35Z","timestamp":1747893395000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11006811\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,5,5]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/ddecs63720.2025.11006811","relation":{},"subject":[],"published":{"date-parts":[[2025,5,5]]}}}