{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,22]],"date-time":"2025-05-22T06:40:03Z","timestamp":1747896003848,"version":"3.41.0"},"reference-count":20,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,5,5]],"date-time":"2025-05-05T00:00:00Z","timestamp":1746403200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,5,5]],"date-time":"2025-05-05T00:00:00Z","timestamp":1746403200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,5,5]]},"DOI":"10.1109\/ddecs63720.2025.11006815","type":"proceedings-article","created":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T17:37:05Z","timestamp":1747849025000},"page":"92-98","source":"Crossref","is-referenced-by-count":0,"title":["Lazy Man\u2019s Resynthesis For Glitching-Aware Power Minimization"],"prefix":"10.1109","author":[{"given":"Andrea","family":"Costamagna","sequence":"first","affiliation":[{"name":"Google DeepMind,Mountain View,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaoqing","family":"Xu","sequence":"additional","affiliation":[{"name":"Google DeepMind,Mountain View,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Giovanni","family":"De Micheli","sequence":"additional","affiliation":[{"name":"EPFL,Integrated Systems Laboratory,Lausanne,Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dino","family":"Ruic","sequence":"additional","affiliation":[{"name":"Google DeepMind,Mountain View,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1992.279338"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1155\/1998\/96768"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429513"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.882484"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC52403.2022.9712552"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC52403.2022.9712526"},{"article-title":"Modeling and analysis of ser in combinational circuits","volume-title":"Workshop on Silicon Errors in Logic-System Effects (SELSE)","author":"Miskov-Zivanov","key":"ref7"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-14295-6_5"},{"key":"ref9","first-page":"318","article-title":"Glitchmap: An fpga technology mapper for low power considering glitches","volume-title":"Proceedings of the 44th annual design automation conference","author":"Cheng"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/280756.280907"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/92.845895"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147048"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2068716.2068720"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3108704"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2024.3397052"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3658617.3697722"},{"key":"ref17","volume-title":"The art of computer programming","volume":"4A","author":"Knuth","year":"2011"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203799"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203889"},{"key":"ref20","first-page":"1105","article-title":"Openroad: Toward a self-driving, open-source digital layout implementation tool chain","volume-title":"Proc. GOMACTECH","author":"Ajayi"}],"event":{"name":"2025 IEEE 28th International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS)","start":{"date-parts":[[2025,5,5]]},"location":"Lyon, France","end":{"date-parts":[[2025,5,7]]}},"container-title":["2025 IEEE 28th International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11006671\/11006672\/11006815.pdf?arnumber=11006815","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,22]],"date-time":"2025-05-22T06:00:01Z","timestamp":1747893601000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11006815\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,5,5]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/ddecs63720.2025.11006815","relation":{},"subject":[],"published":{"date-parts":[[2025,5,5]]}}}