{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,20]],"date-time":"2026-05-20T05:13:35Z","timestamp":1779254015170,"version":"3.51.4"},"reference-count":17,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,4,27]],"date-time":"2026-04-27T00:00:00Z","timestamp":1777248000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,4,27]],"date-time":"2026-04-27T00:00:00Z","timestamp":1777248000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,4,27]]},"DOI":"10.1109\/ddecs69233.2026.11520975","type":"proceedings-article","created":{"date-parts":[[2026,5,19]],"date-time":"2026-05-19T19:47:47Z","timestamp":1779220067000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["A Model-Driven Approach to Variable-Frequency Clock Synthesis for PSN-Resilient IC Wake-Up"],"prefix":"10.1109","author":[{"given":"Vipin K","family":"Singh","sequence":"first","affiliation":[{"name":"NIT Arunachal Pradesh,*Integrated Circuit and System (i-CAS) Lab,Department of ECE,India,791113"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vijay P","family":"Yadav","sequence":"additional","affiliation":[{"name":"NIT Arunachal Pradesh,*Integrated Circuit and System (i-CAS) Lab,Department of ECE,India,791113"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vassilis","family":"Alimisis","sequence":"additional","affiliation":[{"name":"Archimedes, Athena Research Center,Marousi,Greece"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Paul P.","family":"Sotiriadis","sequence":"additional","affiliation":[{"name":"Archimedes, Athena Research Center,Marousi,Greece"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shubhankar","family":"Majumdar","sequence":"additional","affiliation":[{"name":"NIT Meghalaya,Department of ECE,Sohra,India,793108"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alak","family":"Majumder","sequence":"additional","affiliation":[{"name":"NIT Arunachal Pradesh,*Integrated Circuit and System (i-CAS) Lab,Department of ECE,India,791113"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3099438"},{"key":"ref2","article-title":"POWER INTEGRITY MODELING AND DESIGN FOR SEMICONDUCTORS AND SYSTEMS","author":"Swaminathan","year":"2007","journal-title":"Pearson Education"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2673808"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2019.01.005"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-4086-1"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MEMC.2022.9873812"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1080\/00207217.2022.2158493"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.839471"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2021.3065690"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-29395-0"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2016.2562143"},{"key":"ref12","article-title":"Managing inrush current","volume-title":"Application Report SLVA670A, Texas Instruments, 2014","author":"Kaknevicius","year":"2015"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1080\/09747338.2019.1657787"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2582860"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.910966"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2893513"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/s00034-025-03242-2"}],"event":{"name":"2026 IEEE 29th International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS)","location":"Bratislava, Slovakia","start":{"date-parts":[[2026,4,27]]},"end":{"date-parts":[[2026,4,29]]}},"container-title":["2026 IEEE 29th International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11520920\/11520973\/11520975.pdf?arnumber=11520975","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,5,20]],"date-time":"2026-05-20T05:02:17Z","timestamp":1779253337000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11520975\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,4,27]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/ddecs69233.2026.11520975","relation":{},"subject":[],"published":{"date-parts":[[2026,4,27]]}}}