{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,20]],"date-time":"2026-05-20T05:12:54Z","timestamp":1779253974316,"version":"3.51.4"},"reference-count":18,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,4,27]],"date-time":"2026-04-27T00:00:00Z","timestamp":1777248000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,4,27]],"date-time":"2026-04-27T00:00:00Z","timestamp":1777248000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,4,27]]},"DOI":"10.1109\/ddecs69233.2026.11520984","type":"proceedings-article","created":{"date-parts":[[2026,5,19]],"date-time":"2026-05-19T19:47:47Z","timestamp":1779220067000},"page":"1-5","source":"Crossref","is-referenced-by-count":0,"title":["Fan-In Aware Graph-Based Optimization for MAC-Based in-Memory Computing"],"prefix":"10.1109","author":[{"given":"Fatemeh","family":"Shirinzadeh","sequence":"first","affiliation":[{"name":"*German Research Centre for Artificial Intelligence (DFKI),Bremen,Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Abhoy","family":"Kole","sequence":"additional","affiliation":[{"name":"*German Research Centre for Artificial Intelligence (DFKI),Bremen,Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kamalika","family":"Datta","sequence":"additional","affiliation":[{"name":"*German Research Centre for Artificial Intelligence (DFKI),Bremen,Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Saeideh","family":"Shirinzadeh","sequence":"additional","affiliation":[{"name":"*German Research Centre for Artificial Intelligence (DFKI),Bremen,Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rolf","family":"Drechsler","sequence":"additional","affiliation":[{"name":"*German Research Centre for Artificial Intelligence (DFKI),Bremen,Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1038\/s41565-020-0655-z"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/NANO.2011.6144623"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1038\/nature08940"},{"key":"ref4","first-page":"427","article-title":"The programmable logic-in-memory (PLiM) computer","volume-title":"2016 Design, Automation & Test in Europe Conference & Exhibition (DATE)","author":"Gaillardon","year":"2016"},{"key":"ref5","first-page":"948","article-title":"Fast logic synthesis for RRAM-based in-memory computing using majority-inverter graphs","volume-title":"2016 Design, Automation & Test in Europe Conference & Exhibition (DATE)","author":"Shirinzadeh","year":"2016"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2357292"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1038\/nature14441"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2866510"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/s11390-016-1608-8"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DSD67783.2025.00079"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ATS64447.2024.10915429"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/NorCAS66540.2025.11231306"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICEE67165.2025.11409793"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3453163"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-14295-6_5"},{"key":"ref16","article-title":"Yosys-a free verilog synthesis suite","volume-title":"Proceedings of the 21st Austrian Workshop on Microelectronics (Austrochip)","author":"Wolf","year":"2013"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/54.785838"},{"key":"ref18","article-title":"IWLS 2005 benchmarks","author":"Albrecht","year":"2005","journal-title":"Tech. Rep."}],"event":{"name":"2026 IEEE 29th International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS)","location":"Bratislava, Slovakia","start":{"date-parts":[[2026,4,27]]},"end":{"date-parts":[[2026,4,29]]}},"container-title":["2026 IEEE 29th International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11520920\/11520973\/11520984.pdf?arnumber=11520984","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,5,20]],"date-time":"2026-05-20T05:02:19Z","timestamp":1779253339000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11520984\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,4,27]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/ddecs69233.2026.11520984","relation":{},"subject":[],"published":{"date-parts":[[2026,4,27]]}}}