{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,20]],"date-time":"2026-05-20T05:11:44Z","timestamp":1779253904954,"version":"3.51.4"},"reference-count":19,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,4,27]],"date-time":"2026-04-27T00:00:00Z","timestamp":1777248000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,4,27]],"date-time":"2026-04-27T00:00:00Z","timestamp":1777248000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001659","name":"German Research Foundation","doi-asserted-by":"publisher","award":["DR 287\/35-1,DR 287\/35-2,SH 1917\/1-2"],"award-info":[{"award-number":["DR 287\/35-1,DR 287\/35-2,SH 1917\/1-2"]}],"id":[{"id":"10.13039\/501100001659","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,4,27]]},"DOI":"10.1109\/ddecs69233.2026.11521005","type":"proceedings-article","created":{"date-parts":[[2026,5,19]],"date-time":"2026-05-19T19:47:47Z","timestamp":1779220067000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["Approximated MAGIC-ReRAM Adder Circuits for Low-Latency In-Memory Computing"],"prefix":"10.1109","author":[{"given":"Saeideh","family":"Nabipour","sequence":"first","affiliation":[{"name":"Cyber-Physical Systems, DFKI GmbH,Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chandan Kumar","family":"Jha","sequence":"additional","affiliation":[{"name":"Institute of Computer Science, University of Bremen,Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Saeideh","family":"Shirinzadeh","sequence":"additional","affiliation":[{"name":"Cyber-Physical Systems, DFKI GmbH,Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rolf","family":"Drechsler","sequence":"additional","affiliation":[{"name":"Cyber-Physical Systems, DFKI GmbH,Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","volume-title":"Computer Architecture: A Quantitative Approach","author":"Hennessy","year":"2011"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2282132"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2357292"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1038\/nature08940"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2016.2570248"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2013.6569370"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062306"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2018.2836918"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3108443"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2633307"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2019.2901060"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JXCDC.2022.3222015"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID60093.2024.00102"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2931188"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL64713.2025.00041"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-14295-6_5"},{"key":"ref17","volume-title":"py-paretoarchive","year":"2023"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3744710"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-54157-0_18"}],"event":{"name":"2026 IEEE 29th International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS)","location":"Bratislava, Slovakia","start":{"date-parts":[[2026,4,27]]},"end":{"date-parts":[[2026,4,29]]}},"container-title":["2026 IEEE 29th International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11520920\/11520973\/11521005.pdf?arnumber=11521005","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,5,20]],"date-time":"2026-05-20T04:49:51Z","timestamp":1779252591000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11521005\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,4,27]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/ddecs69233.2026.11521005","relation":{},"subject":[],"published":{"date-parts":[[2026,4,27]]}}}