{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T08:54:02Z","timestamp":1725699242561},"reference-count":8,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,5,1]],"date-time":"2020-05-01T00:00:00Z","timestamp":1588291200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,5,1]],"date-time":"2020-05-01T00:00:00Z","timestamp":1588291200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,5,1]],"date-time":"2020-05-01T00:00:00Z","timestamp":1588291200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,5]]},"DOI":"10.1109\/dessert50317.2020.9125067","type":"proceedings-article","created":{"date-parts":[[2020,6,25]],"date-time":"2020-06-25T16:46:07Z","timestamp":1593103567000},"page":"85-89","source":"Crossref","is-referenced-by-count":1,"title":["Verification of FPGA control systems by analyzing the correctness of state diagrams"],"prefix":"10.1109","author":[{"given":"Maryna","family":"Miroshnyk","sequence":"first","affiliation":[]},{"given":"Alexander","family":"Shkil","sequence":"additional","affiliation":[]},{"given":"Elvira","family":"Kulak","sequence":"additional","affiliation":[]},{"given":"Dariia","family":"Rakhlis","sequence":"additional","affiliation":[]},{"given":"Inna","family":"Filippenko","sequence":"additional","affiliation":[]},{"given":"Anatolii","family":"Miroshnyk","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.7551\/mitpress\/9657.001.0001"},{"key":"ref3","first-page":"6","article-title":"Design of Logical Control Units Based on Finite State Machines' Patterns","author":"shkil","year":"0","journal-title":"The proc of 2018 IEEE East-West Design and Test Symposium"},{"key":"ref6","first-page":"267","article-title":"Logic and System Design of Digital Systems","author":"baranov","year":"2008"},{"key":"ref5","first-page":"51","article-title":"State Machine Design Pattern","author":"shalyto","year":"2006","journal-title":"NET Technologies 2006 &#x2013; Shot communication papers conference proceedings 4-th International Conference in Central Europe on Net Technologies"},{"key":"ref8","first-page":"488","article-title":"Design of real-time logic control system on FPGA","author":"shkil","year":"2019","journal-title":"2019 IEEE East-West Design & Test Symposium (EWDTS)"},{"key":"ref7","first-page":"241","article-title":"Optimization in Boolean Space","author":"zakrevskij","year":"2009"},{"key":"ref2","first-page":"624","article-title":"Hardware Design Verification: Simulation and Formal Method-Based Approaches","author":"lam","year":"2005"},{"key":"ref1","first-page":"372","article-title":"System-on-a-chip Verification: Methodology and Techniques Cadence Design Systems","author":"rashinkar","year":"2002"}],"event":{"name":"2020 IEEE 11th International Conference on Dependable Systems, Services and Technologies (DESSERT)","start":{"date-parts":[[2020,5,14]]},"location":"Kyiv, Ukraine","end":{"date-parts":[[2020,5,18]]}},"container-title":["2020 IEEE 11th International Conference on Dependable Systems, Services and Technologies (DESSERT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9122248\/9124995\/09125067.pdf?arnumber=9125067","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,27]],"date-time":"2022-06-27T11:55:18Z","timestamp":1656330918000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9125067\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,5]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/dessert50317.2020.9125067","relation":{},"subject":[],"published":{"date-parts":[[2020,5]]}}}