{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T10:28:01Z","timestamp":1725618481268},"reference-count":24,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,10]]},"DOI":"10.1109\/dft.2008.26","type":"proceedings-article","created":{"date-parts":[[2008,10,14]],"date-time":"2008-10-14T16:03:33Z","timestamp":1224000213000},"page":"263-271","source":"Crossref","is-referenced-by-count":11,"title":["Selective Hardening of NanoPLA Circuits"],"prefix":"10.1109","author":[{"given":"Ilia","family":"Polian","sequence":"first","affiliation":[]},{"given":"Wenjing","family":"Rao","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1982.1051746"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/SECON.1990.117959"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/16\/6\/045"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/43.57784"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1980.1675612"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364401"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/968280.968299"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2003.808508"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1063\/1.1823026"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/15\/8\/003"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-006-0555-7"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2007.49"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1989.572632"},{"key":"3","first-page":"141","article-title":"towards nanocomputer architecture","author":"beckett","year":"2002","journal-title":"Asia-Pacific Computer System Architecture Conference"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1987.1052776"},{"journal-title":"International Technology Roadmap for Semiconductors Emerging research devices","year":"2006","key":"2"},{"journal-title":"Technology Roadmap for Nanoelectronics","year":"2001","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.97"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/13\/3\/323"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1982.1676055"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2007.7"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/15\/4\/019"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2004.834192"},{"key":"8","first-page":"472","article-title":"fault tolerant arithmetic with applications in nanotechnology based systems","author":"rao","year":"2004","journal-title":"ITC"}],"event":{"name":"2008 23rd IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems","start":{"date-parts":[[2008,10,1]]},"location":"Boston, MA","end":{"date-parts":[[2008,10,3]]}},"container-title":["2008 IEEE International Symposium on Defect and Fault Tolerance of VLSI Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4641141\/4641142\/04641181.pdf?arnumber=4641181","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,16]],"date-time":"2017-03-16T12:50:05Z","timestamp":1489668605000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4641181\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,10]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/dft.2008.26","relation":{},"subject":[],"published":{"date-parts":[[2008,10]]}}}