{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,14]],"date-time":"2025-10-14T20:01:51Z","timestamp":1760472111654},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,10]]},"DOI":"10.1109\/dft.2012.6378191","type":"proceedings-article","created":{"date-parts":[[2012,12,18]],"date-time":"2012-12-18T16:51:04Z","timestamp":1355849464000},"page":"7-12","source":"Crossref","is-referenced-by-count":66,"title":["Parametric counterfeit IC detection via Support Vector Machines"],"prefix":"10.1109","author":[{"given":"Ke","family":"Huang","sequence":"first","affiliation":[]},{"given":"John M","family":"Carulli","sequence":"additional","affiliation":[]},{"given":"Yiorgos","family":"Makris","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","first-page":"148","article-title":"Impact of negative bias temperature instability on product parametric drift","author":"krishnan","year":"0","journal-title":"IEEE International Test Conference 2004"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2006.53"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/72.991427"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1584030"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAPT.2007.906050"},{"journal-title":"Detection of Counterfeit Electronic Components","year":"0","key":"6"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.2006.1628506"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/4.121544"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1162\/089976601750264965"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609445"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/1961189.1961199"}],"event":{"name":"2012 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","start":{"date-parts":[[2012,10,3]]},"location":"Austin, TX, USA","end":{"date-parts":[[2012,10,5]]}},"container-title":["2012 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6362314\/6378188\/06378191.pdf?arnumber=6378191","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T22:18:35Z","timestamp":1490134715000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6378191\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,10]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/dft.2012.6378191","relation":{},"subject":[],"published":{"date-parts":[[2012,10]]}}}