{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,3]],"date-time":"2025-12-03T17:37:51Z","timestamp":1764783471286},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,10]]},"DOI":"10.1109\/dft.2012.6378192","type":"proceedings-article","created":{"date-parts":[[2012,12,18]],"date-time":"2012-12-18T16:51:04Z","timestamp":1355849464000},"page":"13-18","source":"Crossref","is-referenced-by-count":70,"title":["Path-delay fingerprinting for identification of recovered ICs"],"prefix":"10.1109","author":[{"given":"Xuehui","family":"Zhang","sequence":"first","affiliation":[]},{"given":"Kan","family":"Xiao","sequence":"additional","affiliation":[]},{"given":"Mohammad","family":"Tehranipoor","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"17","first-page":"150","author":"jolliffe","year":"2002","journal-title":"Principal Component Analysis (2ed Edition)"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/16.8794"},{"year":"0","key":"16"},{"key":"13","first-page":"871874","article-title":"A new degradation mode of scaled p+ polysilicon gate p-MOSFETs induced by bias temperature instability","author":"uwasawa","year":"1995","journal-title":"IEDM Tech Dig"},{"key":"14","article-title":"Error Sequency Analysis","author":"lee","year":"0","journal-title":"Proc VLSI Test Symposium 2008"},{"key":"11","first-page":"291","article-title":"Active Hardware Metering for Intellectual Property Protection and Security","author":"alkabani","year":"2007","journal-title":"Proc 16th USENIX Security Symp"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.876041"},{"key":"3","article-title":"IC identification circuit using device mismatch","author":"lofstrom","year":"0","journal-title":"Proceedings ISSCC 2000 Feb 2000"},{"journal-title":"Officials Fake Electronics Ticking Time Bombs","year":"2011","key":"2"},{"journal-title":"Defense Industrial Base Assessment Counterfeit Electronics","year":"2010","key":"1"},{"key":"10","doi-asserted-by":"crossref","first-page":"81","DOI":"10.1007\/3-540-45496-9_7","article-title":"Intellectual Property Metering","author":"koushanfar","year":"2001","journal-title":"Proc 4th Int Workshop Information Hiding"},{"year":"0","key":"7"},{"key":"6","article-title":"Hardware Trojan Detection Using Path Delay Fingerprint","author":"jin","year":"0","journal-title":"Proc IEEE Int Symposium on Hardware-Oriented Security and Trust (HOST) 2008"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228486"},{"journal-title":"Physical one-way functions","year":"2001","author":"pappu","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2008.4542137"},{"journal-title":"Synopsys HSPICE User Guide 2010","year":"0","key":"8"}],"event":{"name":"2012 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","start":{"date-parts":[[2012,10,3]]},"location":"Austin, TX, USA","end":{"date-parts":[[2012,10,5]]}},"container-title":["2012 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6362314\/6378188\/06378192.pdf?arnumber=6378192","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T00:23:10Z","timestamp":1498004590000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6378192\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,10]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/dft.2012.6378192","relation":{},"subject":[],"published":{"date-parts":[[2012,10]]}}}