{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,18]],"date-time":"2025-12-18T13:57:52Z","timestamp":1766066272957,"version":"3.28.0"},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,10]]},"DOI":"10.1109\/dft.2012.6378201","type":"proceedings-article","created":{"date-parts":[[2012,12,18]],"date-time":"2012-12-18T16:51:04Z","timestamp":1355849464000},"page":"63-66","source":"Crossref","is-referenced-by-count":7,"title":["Designing and implementing a Malicious 8051 processor"],"prefix":"10.1109","author":[{"given":"Juan Carlos Martinez","family":"Santos","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yunsi","family":"Fei","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2009.5224971"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2010.299"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.2008.4505310"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2010.369"},{"journal-title":"Planned Obsolescence","year":"0","key":"6"},{"key":"5","article-title":"Designing and implementing malicious hardware","author":"king","year":"2008","journal-title":"LEET'08"},{"journal-title":"Atlys Spartan-6 FPGA Development Board","year":"0","key":"4"},{"key":"8","doi-asserted-by":"crossref","first-page":"141","DOI":"10.3233\/JCS-2000-82-304","article-title":"Side channel cryptanalysis of product ciphers","volume":"8","author":"kelsey","year":"2000","journal-title":"J Comput Secur"}],"event":{"name":"2012 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","start":{"date-parts":[[2012,10,3]]},"location":"Austin, TX, USA","end":{"date-parts":[[2012,10,5]]}},"container-title":["2012 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6362314\/6378188\/06378201.pdf?arnumber=6378201","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,7,7]],"date-time":"2019-07-07T01:47:55Z","timestamp":1562464075000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6378201\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,10]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/dft.2012.6378201","relation":{},"subject":[],"published":{"date-parts":[[2012,10]]}}}