{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:48:52Z","timestamp":1759146532812,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,10]]},"DOI":"10.1109\/dft.2012.6378203","type":"proceedings-article","created":{"date-parts":[[2012,12,18]],"date-time":"2012-12-18T16:51:04Z","timestamp":1355849464000},"page":"73-78","source":"Crossref","is-referenced-by-count":3,"title":["Hardening a memory cell for low power operation by gate leakage reduction"],"prefix":"10.1109","author":[{"given":"Jianping","family":"Gong","sequence":"first","affiliation":[]},{"given":"Yong-Bin","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Fabrizio","family":"Lombardi","sequence":"additional","affiliation":[]},{"given":"Jie","family":"Han","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2004590"},{"year":"0","key":"15"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2005.853449"},{"key":"13","first-page":"2584","volume":"54","author":"amusan","year":"2007","journal-title":"Directional Sensitivity of Single Event Upsets in 90 Nm CMOS Due to Charge Sharing"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2010.5488683"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/23.903813"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/4.121546"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2009.10"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/23.659045"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2005.853449"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2006.884788"},{"key":"7","first-page":"145","article-title":"A gate leakage reduction strategy for Sub-70 nm memory circuit","author":"hakkumanan","year":"0","journal-title":"Proc 2004 IEEE Dallas\/CAS Workshop"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2008.15"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/23.556880"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2003.813129"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.1982.4336490"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1271074"}],"event":{"name":"2012 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","start":{"date-parts":[[2012,10,3]]},"location":"Austin, TX, USA","end":{"date-parts":[[2012,10,5]]}},"container-title":["2012 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6362314\/6378188\/06378203.pdf?arnumber=6378203","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T18:19:57Z","timestamp":1490120397000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6378203\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,10]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/dft.2012.6378203","relation":{},"subject":[],"published":{"date-parts":[[2012,10]]}}}