{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T17:01:47Z","timestamp":1729616507883,"version":"3.28.0"},"reference-count":25,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,10]]},"DOI":"10.1109\/dft.2012.6378206","type":"proceedings-article","created":{"date-parts":[[2012,12,18]],"date-time":"2012-12-18T21:51:04Z","timestamp":1355867464000},"page":"92-97","source":"Crossref","is-referenced-by-count":0,"title":["Exploring hardware transaction processing for reliable computing in chip-multiprocessors against soft errors"],"prefix":"10.1109","author":[{"given":"Chuanlei","family":"Zheng","sequence":"first","affiliation":[]},{"given":"Parijat","family":"Shukla","sequence":"additional","affiliation":[]},{"given":"Shuai","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Jie","family":"Hu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.38"},{"key":"17","first-page":"87","article-title":"Transient-fault recovery via simultaneous multithreading","author":"vijaykumar","year":"0","journal-title":"Proc of the Intl Symposium on Computer Architecture May 2002"},{"key":"18","first-page":"547","article-title":"Exploiting instruction redundancy for transient fault tolerance","author":"sato","year":"0","journal-title":"Proceedings of the IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems 2003"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1999.809458"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/ICDSN.2000.857579"},{"key":"13","first-page":"93","article-title":"Dynamic helper threaded prefetching on the sun ultrasparc cmp processor","author":"lu","year":"0","journal-title":"Proceedings of the IEEE\/ACM International Symposium on Mircoarchitecture 2005"},{"key":"14","first-page":"269","article-title":"A study of slipstream processors","author":"purser","year":"0","journal-title":"Proceedings of the IEEE\/ACM International Symposium on Mircoarchitecture 2000"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/FTCSH.1995.532618"},{"key":"12","first-page":"186","article-title":"Simultaneous subordinate microthreading (ssmt)","author":"chappel","year":"0","journal-title":"Computer Architecture 1999 Proceedings of the 26th International Symposium on"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598134"},{"key":"20","first-page":"135","article-title":"Trade-offs in transient fault recovery schemes for redundant multithreaded processors","author":"sharkey","year":"0","journal-title":"Proceedings of the International Conference on High Performance Computing 2006"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310767"},{"journal-title":"The SimpleScalar tool set version 2 0","year":"1997","author":"burger","key":"23"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"key":"25","article-title":"Mcpat 1.0: An integrated power, area, and timing modeling framework for multicore architectures","author":"li","year":"0","journal-title":"HP Technical Report"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/2.546611"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/216585.216588"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/571637.571640"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.401.0003"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1993.698569"},{"key":"6","first-page":"180","article-title":"From causal consistency to sequential consistency in shared memory systems","author":"raynal","year":"0","journal-title":"Proceedings of the Conference Foundations of Software Technology and Theoretical Computer Science 1995"},{"key":"5","first-page":"47","article-title":"Implementing sequential consistency in cache-based systems","author":"adve","year":"0","journal-title":"Proceedings of the International Conference on Parallel Processing 1990"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/782814.782820"},{"key":"9","doi-asserted-by":"crossref","first-page":"39","DOI":"10.1109\/2.56851","article-title":"Definition and analysis of hardware- And software-fault-tolerant architectures","volume":"23","author":"laprie","year":"1990","journal-title":"Computer"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2001.941425"}],"event":{"name":"2012 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","start":{"date-parts":[[2012,10,3]]},"location":"Austin, TX, USA","end":{"date-parts":[[2012,10,5]]}},"container-title":["2012 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6362314\/6378188\/06378206.pdf?arnumber=6378206","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T04:23:11Z","timestamp":1498018991000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6378206\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,10]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/dft.2012.6378206","relation":{},"subject":[],"published":{"date-parts":[[2012,10]]}}}