{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T21:44:56Z","timestamp":1725486296264},"reference-count":21,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,10]]},"DOI":"10.1109\/dft.2012.6378215","type":"proceedings-article","created":{"date-parts":[[2012,12,18]],"date-time":"2012-12-18T16:51:04Z","timestamp":1355849464000},"page":"146-151","source":"Crossref","is-referenced-by-count":0,"title":["Built-in generation of multi-cycle broadside tests"],"prefix":"10.1109","author":[{"given":"Irith","family":"Pomeranz","sequence":"first","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2000.840287"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/43.406718"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1996.534593"},{"key":"15","article-title":"Built-In Generation of Functional Broadside Tests Using a Fixed Hardware Structure","author":"pomeranz","year":"2012","journal-title":"IEEE Trans on VLSI Systems"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1007\/BF00993133"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1996.569803"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1996.556959"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966682"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1975.224290"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2008.64"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2004.1283722"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2000.857030"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2003.1232253"},{"journal-title":"Digital Systems Testing and Testable Design","year":"1995","author":"abramovici","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1996.556969"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2035483"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2031300"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2006.12"},{"key":"4","first-page":"1","article-title":"Test Methodology for Freescale's High Performance e600 Core Based on PowerPC(R) Instruction Set Architecture","author":"tendolkar","year":"0","journal-title":"Proc IEEE Int Test Conf 2005"},{"key":"9","first-page":"1128","article-title":"Test Application Time Reduction for Sequential Circuits with Scan","author":"lee","year":"1995","journal-title":"IEEE Trans on Computer-Aided Design"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2011.6139147"}],"event":{"name":"2012 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","start":{"date-parts":[[2012,10,3]]},"location":"Austin, TX, USA","end":{"date-parts":[[2012,10,5]]}},"container-title":["2012 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6362314\/6378188\/06378215.pdf?arnumber=6378215","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T21:28:10Z","timestamp":1490131690000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6378215\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,10]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/dft.2012.6378215","relation":{},"subject":[],"published":{"date-parts":[[2012,10]]}}}