{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T19:44:15Z","timestamp":1725479055460},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,10]]},"DOI":"10.1109\/dft.2012.6378219","type":"proceedings-article","created":{"date-parts":[[2012,12,18]],"date-time":"2012-12-18T21:51:04Z","timestamp":1355867464000},"page":"170-177","source":"Crossref","is-referenced-by-count":1,"title":["A low overhead built-in delay testing with voltage and frequency adaptation for variation resilience"],"prefix":"10.1109","author":[{"given":"Kyu-Nam","family":"Shim","sequence":"first","affiliation":[]},{"given":"Jiang","family":"Hu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.870912"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2006.12"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/1531542.1531598"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.110"},{"journal-title":"Predictive Technology Model","year":"0","key":"7"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2011.5770707"},{"journal-title":"System on Chip Test Architectures","year":"0","author":"wang","key":"5"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2007.22"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2061654"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2002.808156"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2004.1349358"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250703"}],"event":{"name":"2012 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","start":{"date-parts":[[2012,10,3]]},"location":"Austin, TX, USA","end":{"date-parts":[[2012,10,5]]}},"container-title":["2012 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6362314\/6378188\/06378219.pdf?arnumber=6378219","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T21:25:58Z","timestamp":1490131558000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6378219\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,10]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/dft.2012.6378219","relation":{},"subject":[],"published":{"date-parts":[[2012,10]]}}}