{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T19:47:25Z","timestamp":1725392845429},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,10]]},"DOI":"10.1109\/dft.2012.6378220","type":"proceedings-article","created":{"date-parts":[[2012,12,18]],"date-time":"2012-12-18T21:51:04Z","timestamp":1355867464000},"page":"178-181","source":"Crossref","is-referenced-by-count":0,"title":["Implementing defect tolerance in 3D-ICs by exploiting degrees of freedom in assembly"],"prefix":"10.1109","author":[{"given":"M. Tauseef","family":"Rab","sequence":"first","affiliation":[]},{"given":"Asad","family":"Bawa","sequence":"additional","affiliation":[]},{"given":"Nur A.","family":"Touba","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2003.1198687"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2011.5783751"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAPT.2007.898744"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2051466"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/VDAT.2010.5496702"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/MTDT.2009.19"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/12.8705"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555769"},{"key":"6","first-page":"132","article-title":"Impact of Thermal Constraints on Multi-Core Architectures","author":"li","year":"2006","journal-title":"Proc Thermal and Thermomechanical Phenomena Electronic Systems"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/5.705525"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5654160"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1978.1051122"},{"key":"8","article-title":"Using Asymmetric Layer Repair Capability to Reduce the Cost of Yield Enhancement in 3D Stacked Memories","author":"tauseef rab","year":"0","journal-title":"Proc Of International Conference on Very Large Scale Integration (VLSI-SoC) Oct 2012"}],"event":{"name":"2012 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","start":{"date-parts":[[2012,10,3]]},"location":"Austin, TX, USA","end":{"date-parts":[[2012,10,5]]}},"container-title":["2012 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6362314\/6378188\/06378220.pdf?arnumber=6378220","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T21:25:59Z","timestamp":1490131559000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6378220\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,10]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/dft.2012.6378220","relation":{},"subject":[],"published":{"date-parts":[[2012,10]]}}}