{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T08:48:38Z","timestamp":1725612518183},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,10]]},"DOI":"10.1109\/dft.2012.6378222","type":"proceedings-article","created":{"date-parts":[[2012,12,18]],"date-time":"2012-12-18T16:51:04Z","timestamp":1355849464000},"page":"187-192","source":"Crossref","is-referenced-by-count":1,"title":["Dual-edge-triggered FF with timing error detection capability"],"prefix":"10.1109","author":[{"given":"Kazuteru","family":"Namba","sequence":"first","affiliation":[]},{"given":"Takashi","family":"Katagiri","sequence":"additional","affiliation":[]},{"given":"Hideo","family":"Ito","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2000.852648"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/1283780.1283783"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.884077"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ECCTD.2009.5275131"},{"year":"0","key":"12"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/INDCON.2005.1590210"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.893623"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2010.5450403"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2010.52"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253179"},{"key":"6","first-page":"417","article-title":"Low-power state-retention dual edge-triggered pulsed latch","author":"alidash","year":"2010","journal-title":"Proc IEEE Iranian Conf Electr Eng"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2001.945391"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2002.808429"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2007.22"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2007.23"}],"event":{"name":"2012 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","start":{"date-parts":[[2012,10,3]]},"location":"Austin, TX, USA","end":{"date-parts":[[2012,10,5]]}},"container-title":["2012 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6362314\/6378188\/06378222.pdf?arnumber=6378222","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T17:26:01Z","timestamp":1490117161000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6378222\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,10]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/dft.2012.6378222","relation":{},"subject":[],"published":{"date-parts":[[2012,10]]}}}