{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T15:08:44Z","timestamp":1730214524090,"version":"3.28.0"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,10]]},"DOI":"10.1109\/dft.2013.6653598","type":"proceedings-article","created":{"date-parts":[[2013,11,11]],"date-time":"2013-11-11T14:58:04Z","timestamp":1384181884000},"page":"149-154","source":"Crossref","is-referenced-by-count":6,"title":["Robustness improvement of an SRAM cell against laser-induced fault injection"],"prefix":"10.1109","author":[{"given":"Alexandre","family":"Sarafianos","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mathieu","family":"Lisart","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Olivier","family":"Gagliano","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Valerie","family":"Serradeil","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cyril","family":"Roscian","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jean-Max","family":"Dutertre","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Assia","family":"Tria","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"15","DOI":"10.1109\/ESSDER.2004.1356566"},{"doi-asserted-by":"publisher","key":"16","DOI":"10.1109\/MM.2006.103"},{"doi-asserted-by":"publisher","key":"13","DOI":"10.1109\/TNS.2007.892119"},{"key":"14","first-page":"201","article-title":"A novel 6T-SRAM cell technology designed with rectangular patterns scalable beyound 0.18?m generation and desirable for ultra high speed operation","author":"ishida","year":"1998","journal-title":"Technical Digest International Electron Devices Meeting"},{"doi-asserted-by":"publisher","key":"11","DOI":"10.1109\/TNS.1965.4323904"},{"doi-asserted-by":"publisher","key":"12","DOI":"10.1109\/VLSI.2008.28"},{"year":"0","key":"3"},{"key":"2","volume":"5","author":"dodd","year":"2005","journal-title":"Physics-Based Simulation of Single-Event Effects Transaction on Device and Materials Reliability"},{"doi-asserted-by":"publisher","key":"1","DOI":"10.1109\/SISPAD.2006.282827"},{"year":"2012","author":"sarafianos","journal-title":"Building the Electrical Model of the Photoelectric Laser Stimulation of A PMOS Transistor in 90nm Technology","key":"10"},{"year":"2012","author":"llido","journal-title":"Characterization and TCAD Simulation of 90nm Technology PMOS Transistor under Continuous Photoelectric Laser Stimulation for Failure Analysis Improvement","key":"7"},{"year":"2012","author":"llido","journal-title":"Characterization and TCAD Simulation of 90nm Technology NMOS Transistor under Continuous Photoelectric Laser Stimulation for Failure Analysis Improvement","key":"6"},{"key":"5","article-title":"Electrical modeling of the photoelectric effect induced by a pulsed laser applied to a PMOS transistor","author":"sarafianos","year":"2013","journal-title":"IPFA"},{"key":"4","article-title":"Electrical modeling of the photoelectric effect induced by a pulsed laser applied to an NMOS transistor","author":"sarafianos","year":"0","journal-title":"IRPS'2013"},{"year":"2012","author":"sarafianos","journal-title":"Building the Electrical Model of the Photoelectric Laser Stimulation of An NMOS Transistor in 90nm Technology","key":"9"},{"year":"2012","author":"llido","journal-title":"Characterization and TCAD Simulation of 90nm Technology NMOS Transistor under Continuous Photoelectric Laser Stimulation for Failure Analysis Improvement","key":"8"}],"event":{"name":"2013 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFTS)","start":{"date-parts":[[2013,10,2]]},"location":"New York City, NY, USA","end":{"date-parts":[[2013,10,4]]}},"container-title":["2013 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6644330\/6653572\/06653598.pdf?arnumber=6653598","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T21:57:43Z","timestamp":1490219863000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6653598\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,10]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/dft.2013.6653598","relation":{},"subject":[],"published":{"date-parts":[[2013,10]]}}}