{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T14:53:33Z","timestamp":1761663213998,"version":"3.28.0"},"reference-count":23,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,10]]},"DOI":"10.1109\/dft.2013.6653599","type":"proceedings-article","created":{"date-parts":[[2013,11,11]],"date-time":"2013-11-11T19:58:04Z","timestamp":1384199884000},"page":"155-160","source":"Crossref","is-referenced-by-count":3,"title":["A low cost reliable architecture for S-Boxes in AES processors"],"prefix":"10.1109","author":[{"given":"Ting","family":"An","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lirida Alves de Barros","family":"Naviner","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Philippe","family":"Matherat","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.125"},{"year":"2013","key":"22"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.882217"},{"key":"23","doi-asserted-by":"crossref","first-page":"441","DOI":"10.1007\/11545262_32","article-title":"A very compact s-box for AES","author":"canright","year":"2005","journal-title":"Cryptographic Hardware and Embedded Systems ? CHES 2005"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-71817-0_10"},{"key":"15","first-page":"271","article-title":"An optimized s-box circuit architecture for low power aes design","author":"morioka","year":"2003","journal-title":"Cryptographic Hardware and Embedded Systems-CHES 2002"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1049\/el:20030746"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-009-5106-6"},{"key":"14","doi-asserted-by":"crossref","first-page":"100","DOI":"10.1007\/978-3-540-85053-3_7","article-title":"High-performance concurrent error detection scheme for AES hardware","author":"satoh","year":"2008","journal-title":"Cryptographic Hardware and Embedded Systems-CHES 2008"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.33"},{"journal-title":"A Hybrid Approach to Concurrent Error Detection for A Compact ASIC Implementation of the Advanced Encryption Standard","year":"2007","author":"yu","key":"12"},{"year":"2013","key":"21"},{"key":"3","doi-asserted-by":"crossref","first-page":"239","DOI":"10.1007\/11767480_16","article-title":"An aes smart card implementation resistant to power analysis attacks","author":"herbst","year":"2006","journal-title":"Applied Cryptography and Network Security"},{"key":"20","first-page":"298","article-title":"Error correction in arithmetic operations using time redundancy","author":"laha","year":"1983","journal-title":"Proc 13th Int Symp on Fault-Tolerant Computing"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/CCST.2006.313451"},{"year":"0","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1007\/s10623-008-9192-8"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2010.5513121"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/FDTC.2007.8"},{"key":"5","doi-asserted-by":"crossref","first-page":"77","DOI":"10.1007\/978-3-540-45238-6_7","article-title":"A differential fault attack technique against SPN structures, with application to the AES and KHAZAD","author":"piret","year":"2003","journal-title":"Cryptographic Hardware and Embedded Systems - CHES 2003"},{"key":"4","doi-asserted-by":"crossref","first-page":"27","DOI":"10.1007\/11506447_4","article-title":"DFA on AES","volume":"3373","author":"giraud","year":"2005","journal-title":"Advanced Encryption Standard-AES Springer Berlin Heidelberg"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2003.1190590"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TAES.2009.4805278"}],"event":{"name":"2013 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFTS)","start":{"date-parts":[[2013,10,2]]},"location":"New York City, NY, USA","end":{"date-parts":[[2013,10,4]]}},"container-title":["2013 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6644330\/6653572\/06653599.pdf?arnumber=6653599","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T01:45:27Z","timestamp":1498095927000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6653599\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,10]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/dft.2013.6653599","relation":{},"subject":[],"published":{"date-parts":[[2013,10]]}}}