{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T06:52:13Z","timestamp":1729666333418,"version":"3.28.0"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,10]]},"DOI":"10.1109\/dft.2013.6653601","type":"proceedings-article","created":{"date-parts":[[2013,11,11]],"date-time":"2013-11-11T14:58:04Z","timestamp":1384181884000},"page":"167-171","source":"Crossref","is-referenced-by-count":9,"title":["Implementing triple adjacent Error Correction in double error correction Orthogonal Latin Squares Codes"],"prefix":"10.1109","author":[{"given":"P.","family":"Reviriego","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.A.","family":"Maestro","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"N.A","family":"Touba","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Datta","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2011.3"},{"journal-title":"Latin Squares and Their Applications","year":"1974","author":"denes","key":"16"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1147\/rd.144.0390"},{"key":"14","doi-asserted-by":"crossref","first-page":"30","DOI":"10.1109\/MDT.2011.35","article-title":"Low-power, resilient interconnection with orthogonal latin squares","volume":"28","author":"lee","year":"2011","journal-title":"IEEE Design &Test of Computers"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2009217"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2091432"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2009.2015312"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1147\/rd.282.0124"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2010.2047907"},{"key":"10","article-title":"Dynamic low-density parity check codes for fault-tolerant nano-scale memory","author":"ghosh","year":"2007","journal-title":"Proc of Foundations of Nanoscience (FNAN007)"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2008.4674921"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2025856"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2007.40"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/55.843160"},{"journal-title":"Error Control Coding","year":"2004","author":"lin","key":"9"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2009.2031171"}],"event":{"name":"2013 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFTS)","start":{"date-parts":[[2013,10,2]]},"location":"New York City, NY, USA","end":{"date-parts":[[2013,10,4]]}},"container-title":["2013 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6644330\/6653572\/06653601.pdf?arnumber=6653601","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T21:45:26Z","timestamp":1498081526000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6653601\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,10]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/dft.2013.6653601","relation":{},"subject":[],"published":{"date-parts":[[2013,10]]}}}