{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T09:52:50Z","timestamp":1729677170331,"version":"3.28.0"},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,10]]},"DOI":"10.1109\/dft.2013.6653611","type":"proceedings-article","created":{"date-parts":[[2013,11,11]],"date-time":"2013-11-11T14:58:04Z","timestamp":1384181884000},"page":"230-235","source":"Crossref","is-referenced-by-count":10,"title":["Impact of PVT variation on delay test of resistive open and resistive bridge defects"],"prefix":"10.1109","author":[{"given":"Shida","family":"Zhong","sequence":"first","affiliation":[]},{"given":"Saqib","family":"Khursheed","sequence":"additional","affiliation":[]},{"given":"Bashir M.","family":"Al-Hashimi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2027973"},{"year":"0","key":"17"},{"year":"2011","key":"18"},{"year":"2012","key":"15"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2008.2011182"},{"key":"13","first-page":"400","article-title":"On detecting bridges causing timing frulures","author":"mandava","year":"1999","journal-title":"Computer Design International Conference on"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2011.16"},{"key":"11","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1109\/TEST.2006.297626","article-title":"Timing defect diagnosis in presence of crosstalk for nanometer technology","author":"mehta","year":"2006","journal-title":"Test Conference 2006 IEEE International"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2059310"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.243804"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2010.5699230"},{"key":"2","doi-asserted-by":"crossref","first-page":"1924","DOI":"10.1109\/TCAD.2005.852674","article-title":"Longest-path selection for delay test under process variation","volume":"24","author":"lu","year":"2005","journal-title":"IEEE Trans on CAD"},{"year":"0","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966731"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2021728"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.913382"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2007.913191"},{"key":"4","first-page":"15","article-title":"Dynamic voltage scaling aware delay fault testing","author":"ali","year":"2006","journal-title":"Test Symposium 2006 ETS '06 Eleventh IEEE European"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1033788"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2162065"}],"event":{"name":"2013 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFTS)","start":{"date-parts":[[2013,10,2]]},"location":"New York City, NY, USA","end":{"date-parts":[[2013,10,4]]}},"container-title":["2013 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6644330\/6653572\/06653611.pdf?arnumber=6653611","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T21:45:27Z","timestamp":1498081527000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6653611\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,10]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/dft.2013.6653611","relation":{},"subject":[],"published":{"date-parts":[[2013,10]]}}}