{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T15:08:46Z","timestamp":1730214526931,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,10]]},"DOI":"10.1109\/dft.2013.6653615","type":"proceedings-article","created":{"date-parts":[[2013,11,11]],"date-time":"2013-11-11T14:58:04Z","timestamp":1384181884000},"page":"255-260","source":"Crossref","is-referenced-by-count":8,"title":["Automated integration of fault injection into the ASIC design flow"],"prefix":"10.1109","author":[{"given":"Aleksandar","family":"Simevski","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rolf","family":"Kraemer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Milos","family":"Krstic","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2003.1228509"},{"key":"2","first-page":"913","article-title":"Fault injection and dependability evaluation of fault-tolerant systems. Computers","volume":"42","author":"arlat","year":"1993","journal-title":"IEEE Transactions on"},{"journal-title":"IEEE Standard for SystemVerilog-unified Hardware Design Specification and Verification Language","first-page":"1","year":"2009","key":"10"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/32.44380"},{"key":"7","first-page":"218","article-title":"Acceleration of FPGA fault injection through multi-bit testing","author":"cieslewski","year":"2010","journal-title":"ERSA"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2007.45"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/RADECS.2011.6131392"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.135"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/SSIRI.2009.38"},{"journal-title":"A Methodology for Stochastic Fault Simulation in VLSI Processor Architectures","year":"2005","author":"hescott","key":"8"}],"event":{"name":"2013 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFTS)","start":{"date-parts":[[2013,10,2]]},"location":"New York City, NY, USA","end":{"date-parts":[[2013,10,4]]}},"container-title":["2013 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6644330\/6653572\/06653615.pdf?arnumber=6653615","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T21:33:09Z","timestamp":1490218389000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6653615\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,10]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/dft.2013.6653615","relation":{},"subject":[],"published":{"date-parts":[[2013,10]]}}}