{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,2]],"date-time":"2026-01-02T07:36:53Z","timestamp":1767339413042,"version":"3.28.0"},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,10]]},"DOI":"10.1109\/dft.2013.6653621","type":"proceedings-article","created":{"date-parts":[[2013,11,11]],"date-time":"2013-11-11T19:58:04Z","timestamp":1384199884000},"page":"290-295","source":"Crossref","is-referenced-by-count":5,"title":["Reconfigurable distributed fault tolerant routing algorithm for on-chip networks"],"prefix":"10.1109","author":[{"given":"Manoj","family":"Kumar","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Pankaj","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vijay","family":"Laxmi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Manoj Singh","family":"Gaur","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Seok-Bum","family":"Ko","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2119150"},{"year":"0","key":"17"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1987.1676939"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2013.6509555"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090627"},{"key":"13","first-page":"101","article-title":"Maximally fully adaptive routing in 2d meshes","volume":"1","author":"glass","year":"1992","journal-title":"International Conference on Parallel Processing"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/12.392844"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/12.67315"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/74926.74943"},{"journal-title":"Interconnection Networks An Engineering Approach","year":"2003","author":"duato","key":"3"},{"journal-title":"Principles and Practices of Interconnection Networks","year":"2004","author":"dally","key":"2"},{"journal-title":"Networks on Chips A New SoC Paradigm","year":"2002","author":"benini","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1993.627327"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391584"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1992.753324"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2007.16"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2008.106"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000096"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/71.877831"}],"event":{"name":"2013 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFTS)","start":{"date-parts":[[2013,10,2]]},"location":"New York City, NY, USA","end":{"date-parts":[[2013,10,4]]}},"container-title":["2013 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6644330\/6653572\/06653621.pdf?arnumber=6653621","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T01:31:17Z","timestamp":1490232677000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6653621\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,10]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/dft.2013.6653621","relation":{},"subject":[],"published":{"date-parts":[[2013,10]]}}}