{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T15:08:56Z","timestamp":1730214536812,"version":"3.28.0"},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,10]]},"DOI":"10.1109\/dft.2014.6962067","type":"proceedings-article","created":{"date-parts":[[2014,12,1]],"date-time":"2014-12-01T18:16:22Z","timestamp":1417457782000},"page":"92-97","source":"Crossref","is-referenced-by-count":8,"title":["TSV-to-TSV inductive coupling-aware coding scheme for 3D Network-on-Chip"],"prefix":"10.1109","author":[{"given":"Ashkan","family":"Eghbal","sequence":"first","affiliation":[]},{"given":"Pooria M.","family":"Yaghini","sequence":"additional","affiliation":[]},{"given":"Siavash S.","family":"Yazdi","sequence":"additional","affiliation":[]},{"given":"Nader","family":"Bagherzadeh","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2187081"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228431"},{"journal-title":"Predictive Technology Model","year":"0","key":"15"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1145\/1811100.1811108"},{"key":"13","first-page":"240","article-title":"Design quality trade-off studies for 3-d ics built with sub-micron tsvs and future devices, \" emerging and selected topics in circuits and systems","volume":"2","author":"kim","year":"2012","journal-title":"IEEE Journal on"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1002\/mop.26021"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1080\/00207217.2010.512016"},{"key":"12","first-page":"783","article-title":"Full-chip tsv-To-Tsv coupling analysis and optimization in 3d ic","author":"chang liu","year":"2011","journal-title":"45th ACM Design Automation Conference"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1016\/j.optcom.2013.06.022"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2010.10.003"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds.2011.0349"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2012.6378205"},{"journal-title":"ITRS 2012 Executive Summary","year":"0","author":"itr","key":"7"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2010.09.031"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/EPTC.2009.5416490"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/1999946.1999957"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2026200"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.338"}],"event":{"name":"2014 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","start":{"date-parts":[[2014,10,1]]},"location":"Amsterdam, Netherlands","end":{"date-parts":[[2014,10,3]]}},"container-title":["2014 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6942523\/6962057\/06962067.pdf?arnumber=6962067","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T17:41:56Z","timestamp":1490290916000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6962067\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,10]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/dft.2014.6962067","relation":{},"subject":[],"published":{"date-parts":[[2014,10]]}}}