{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,21]],"date-time":"2025-06-21T11:02:20Z","timestamp":1750503740283,"version":"3.28.0"},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,10]]},"DOI":"10.1109\/dft.2014.6962069","type":"proceedings-article","created":{"date-parts":[[2014,12,1]],"date-time":"2014-12-01T23:16:22Z","timestamp":1417475782000},"page":"9-14","source":"Crossref","is-referenced-by-count":17,"title":["Characterization of data retention faults in DRAM devices"],"prefix":"10.1109","author":[{"given":"Angelo","family":"Bacchini","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marco","family":"Rovatti","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gianluca","family":"Furano","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marco","family":"Ottavi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"crossref","first-page":"60","DOI":"10.1145\/2508148.2485928","article-title":"An experimental study of data retention behavior in modern dram devices: Implications for retention time profiling mechanisms","volume":"41","author":"liu","year":"2013","journal-title":"SIGARCH Comput Archit News"},{"doi-asserted-by":"publisher","key":"17","DOI":"10.1143\/JJAP.49.094102"},{"doi-asserted-by":"publisher","key":"18","DOI":"10.1109\/4.5933"},{"doi-asserted-by":"publisher","key":"15","DOI":"10.1109\/IEDM.1992.307481"},{"doi-asserted-by":"publisher","key":"16","DOI":"10.1109\/TED.2011.2126046"},{"doi-asserted-by":"publisher","key":"13","DOI":"10.1109\/16.678551"},{"key":"14","doi-asserted-by":"crossref","first-page":"336","DOI":"10.1109\/IEDM.1987.191425","article-title":"A metastable leakage phenomenon in dram charge storage-variable hold time","volume":"33","author":"yaney","year":"1987","journal-title":"Electron Devices Meeting 1987 International"},{"doi-asserted-by":"publisher","key":"11","DOI":"10.1109\/LED.2009.2023248"},{"doi-asserted-by":"publisher","key":"12","DOI":"10.1109\/DELTA.2002.994601"},{"key":"3","first-page":"6","article-title":"A realistic evaluation of memory hardware errors and software system susceptibility","author":"li","year":"2010","journal-title":"Proceedings of the 2010 USENIX Conference on USENIX Annual Technical Conference"},{"key":"2","doi-asserted-by":"crossref","first-page":"111","DOI":"10.1145\/2189750.2150989","article-title":"Cosmic rays dont strike twice: Understanding the nature of dram errors and the implications for system design","volume":"40","author":"hwang","year":"2012","journal-title":"SIGARCH Comput Archit News"},{"doi-asserted-by":"publisher","key":"1","DOI":"10.1145\/1555349.1555372"},{"doi-asserted-by":"publisher","key":"10","DOI":"10.1109\/ESSDER.2005.1546616"},{"year":"0","journal-title":"Synchronous Dynamic Random Access Memory (Sdram)","key":"7"},{"doi-asserted-by":"publisher","key":"6","DOI":"10.1109\/TR.2003.821938"},{"year":"2010","journal-title":"Single-bit-errors A Memory Module Supplier's Perspective on Cause Impact and Detection","key":"5"},{"doi-asserted-by":"publisher","key":"4","DOI":"10.1109\/TDSC.2004.2"},{"doi-asserted-by":"publisher","key":"9","DOI":"10.1109\/TED.2003.812498"},{"key":"8","doi-asserted-by":"crossref","first-page":"837","DOI":"10.1109\/IEDM.2000.904447","article-title":"Impact of gate-induced drain leakage current on the tail distribution of dram data retention time","author":"saino","year":"2000","journal-title":"Electron Devices Meeting 2000 IEDM 00 Technical Digest International"}],"event":{"name":"2014 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","start":{"date-parts":[[2014,10,1]]},"location":"Amsterdam, Netherlands","end":{"date-parts":[[2014,10,3]]}},"container-title":["2014 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6942523\/6962057\/06962069.pdf?arnumber=6962069","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T01:16:35Z","timestamp":1498180595000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6962069\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,10]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/dft.2014.6962069","relation":{},"subject":[],"published":{"date-parts":[[2014,10]]}}}