{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T07:05:12Z","timestamp":1725433512778},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,10]]},"DOI":"10.1109\/dft.2014.6962071","type":"proceedings-article","created":{"date-parts":[[2014,12,1]],"date-time":"2014-12-01T18:16:22Z","timestamp":1417457782000},"page":"15-20","source":"Crossref","is-referenced-by-count":0,"title":["Characterizing soft error vulnerability of cache coherence protocols for chip-multiprocessors"],"prefix":"10.1109","author":[{"given":"Chuanlei","family":"Zheng","sequence":"first","affiliation":[]},{"given":"Shuai","family":"Wang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2012.6378225"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253181"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2011.23"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2003.1209939"},{"key":"14","doi-asserted-by":"crossref","first-page":"246","DOI":"10.1145\/307338.301000","article-title":"Area efficient architectures for information integrity checking in cache memories","author":"kim","year":"1999","journal-title":"Proc of International Symposium on Computer Architecture"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2004.1349323"},{"journal-title":"Addressing soft errors in arm core-based SOC","year":"2003","author":"phelan","key":"12"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2002.1028924"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2005.853449"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.401.0003"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/1327312.1327317"},{"key":"7","doi-asserted-by":"crossref","DOI":"10.1109\/DFTVS.2005.23","article-title":"Computing cache vulnerability to transient errors and its implication","author":"zhang","year":"2005","journal-title":"Proc of the 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2009.33"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2006.55"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.244100"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2005.1430581"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ICSAMOS.2006.300803"}],"event":{"name":"2014 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","start":{"date-parts":[[2014,10,1]]},"location":"Amsterdam, Netherlands","end":{"date-parts":[[2014,10,3]]}},"container-title":["2014 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6942523\/6962057\/06962071.pdf?arnumber=6962071","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T21:16:35Z","timestamp":1498166195000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6962071\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,10]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/dft.2014.6962071","relation":{},"subject":[],"published":{"date-parts":[[2014,10]]}}}