{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,6]],"date-time":"2026-10-06T03:55:33Z","timestamp":1791258933111,"version":"4.1.0"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,10]]},"DOI":"10.1109\/dft.2014.6962078","type":"proceedings-article","created":{"date-parts":[[2014,12,1]],"date-time":"2014-12-01T18:16:22Z","timestamp":1417457782000},"page":"276-280","source":"Crossref","is-referenced-by-count":8,"title":["A 12-bit 32MS\/s SAR ADC using built-in self calibration technique to minimize capacitor mismatch"],"prefix":"10.1109","author":[{"given":"In-Seok","family":"Jung","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yong-Bin","family":"Kim","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"3","first-page":"1","article-title":"Accurate and efficient on-chip spectral analysis for built-in testing and calibration approaches","volume":"99","author":"chauhan","year":"2013","journal-title":"Very Large Scale Integration (VLSI) Systems IEEE Transactions on"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt:20060145"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2040116"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2215756"},{"key":"7","first-page":"2","author":"tsividis","year":"1999","journal-title":"Operation and Modeling of the MOS Transistor"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.848021"},{"key":"5","first-page":"982","article-title":"Modeling of capacitor array mismatch effect in embedded cmos cr sar adc","volume":"2","author":"lin","year":"2005","journal-title":"ASIC 2005 ASICON 2005 6th International Conference On"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1984.1052250"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/4.881204"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1998.746503"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2012329"}],"event":{"name":"2014 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","location":"Amsterdam, Netherlands","start":{"date-parts":[[2014,10,1]]},"end":{"date-parts":[[2014,10,3]]}},"container-title":["2014 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6942523\/6962057\/06962078.pdf?arnumber=6962078","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T17:09:55Z","timestamp":1490288995000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6962078\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,10]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/dft.2014.6962078","relation":{},"subject":[],"published":{"date-parts":[[2014,10]]}}}