{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,8]],"date-time":"2026-02-08T08:15:06Z","timestamp":1770538506952,"version":"3.49.0"},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,10]]},"DOI":"10.1109\/dft.2014.6962079","type":"proceedings-article","created":{"date-parts":[[2014,12,1]],"date-time":"2014-12-01T23:16:22Z","timestamp":1417475782000},"page":"191-196","source":"Crossref","is-referenced-by-count":7,"title":["Unifying scan compression"],"prefix":"10.1109","author":[{"given":"Swapnil","family":"Bahl","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shreyans","family":"Rungta","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shray","family":"Khullar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rohit","family":"Kapur","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anshuman","family":"Chandra","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Salvatore","family":"Talluto","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pramod","family":"Notiyath","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ajay","family":"Rajagopalan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"crossref","first-page":"2193","DOI":"10.1109\/TCAD.2005.862735","article-title":"Test-volume reduction in systems-on-A-chip using heterogeneous and multilevel compression techniques","volume":"25","author":"lingappan","year":"2006","journal-title":"IEEE Trans on Computer-Aided Design"},{"key":"17","doi-asserted-by":"crossref","first-page":"511","DOI":"10.1109\/DFTVS.2003.1250150","article-title":"A unified soc test approach based on test data compression and tam design","author":"iyengar","year":"2003","journal-title":"Proc of IEEE Int Symp on Defect and Fault Tolerance in VLSI Systems"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20045043"},{"key":"15","doi-asserted-by":"crossref","DOI":"10.1093\/oso\/9780198535768.001.0001","author":"colbourn","year":"1999","journal-title":"Triple Systems"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2008.39"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2003.1197627"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2007.38"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998300"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2007.39"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ICASIC.2001.982677"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2008.40"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743166"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2006.105"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/288548.288563"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2006.297662"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.244140"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253694"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.871757"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2008.89"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1270904"}],"event":{"name":"2014 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","location":"Amsterdam, Netherlands","start":{"date-parts":[[2014,10,1]]},"end":{"date-parts":[[2014,10,3]]}},"container-title":["2014 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6942523\/6962057\/06962079.pdf?arnumber=6962079","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,13]],"date-time":"2025-05-13T22:14:24Z","timestamp":1747174464000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6962079\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,10]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/dft.2014.6962079","relation":{},"subject":[],"published":{"date-parts":[[2014,10]]}}}