{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T18:42:59Z","timestamp":1729622579987,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,10]]},"DOI":"10.1109\/dft.2014.6962089","type":"proceedings-article","created":{"date-parts":[[2014,12,1]],"date-time":"2014-12-01T18:16:22Z","timestamp":1417457782000},"page":"293-298","source":"Crossref","is-referenced-by-count":1,"title":["Preemptive multi-bit IJTAG testing with reconfigurable infrastructure"],"prefix":"10.1109","author":[{"given":"Shahrzad","family":"Keshavarz","sequence":"first","affiliation":[]},{"given":"Amirreza","family":"Nekooei","sequence":"additional","affiliation":[]},{"given":"Zainalabedin","family":"Navabi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1109\/DATE.2006.244142","article-title":"Power-constrained test scheduling for multi-clock domain socs","volume":"1","author":"yoneda","year":"2006","journal-title":"Design Automation and Test in Europe 2006 DATE '06 Proceedings"},{"doi-asserted-by":"publisher","key":"13","DOI":"10.1109\/ATS.2011.80"},{"doi-asserted-by":"publisher","key":"14","DOI":"10.1109\/TC.2011.155"},{"year":"2007","journal-title":"IEEE 1687 UTAG HW Proposal","key":"11"},{"doi-asserted-by":"publisher","key":"12","DOI":"10.1109\/MDAT.2013.2278531"},{"doi-asserted-by":"publisher","key":"3","DOI":"10.1109\/ASPDAC.2007.358072"},{"doi-asserted-by":"publisher","key":"2","DOI":"10.1109\/ICCD.2006.4380822"},{"key":"1","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1109\/DATE.2006.243928","article-title":"Concurrent core test for soc using shared test set and scan chain disable","volume":"1","author":"zeng","year":"2006","journal-title":"Design Automation and Test in Europe 2006 DATE '06 Proceedings"},{"doi-asserted-by":"publisher","key":"10","DOI":"10.1109\/ATS.2011.80"},{"key":"7","first-page":"14","article-title":"Balancing wrapper chains of soc core based on best interchange decreasing","author":"yi","year":"2008","journal-title":"System-on-Chip 2008 SOC 2008 International Symposium on"},{"doi-asserted-by":"publisher","key":"6","DOI":"10.1016\/S1007-0214(07)70085-8"},{"doi-asserted-by":"publisher","key":"5","DOI":"10.1109\/ATS.2009.15"},{"doi-asserted-by":"publisher","key":"4","DOI":"10.1109\/VDAT.2005.1500055"},{"doi-asserted-by":"publisher","key":"9","DOI":"10.1109\/TCAD.2002.801102"},{"doi-asserted-by":"publisher","key":"8","DOI":"10.1109\/ETW.2002.1029648"}],"event":{"name":"2014 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","start":{"date-parts":[[2014,10,1]]},"location":"Amsterdam, Netherlands","end":{"date-parts":[[2014,10,3]]}},"container-title":["2014 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6942523\/6962057\/06962089.pdf?arnumber=6962089","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T21:16:35Z","timestamp":1498166195000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6962089\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,10]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/dft.2014.6962089","relation":{},"subject":[],"published":{"date-parts":[[2014,10]]}}}