{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T07:55:18Z","timestamp":1729670118032,"version":"3.28.0"},"reference-count":30,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,10]]},"DOI":"10.1109\/dft.2014.6962093","type":"proceedings-article","created":{"date-parts":[[2014,12,1]],"date-time":"2014-12-01T18:16:22Z","timestamp":1417457782000},"page":"75-80","source":"Crossref","is-referenced-by-count":0,"title":["Reliability estimation at block-level granularity of spin-transfer-torque MRAMs"],"prefix":"10.1109","author":[{"given":"S.","family":"Di Carlo","sequence":"first","affiliation":[]},{"given":"M.","family":"Indaco","sequence":"additional","affiliation":[]},{"given":"P.","family":"Prinetto","sequence":"additional","affiliation":[]},{"given":"Elena I.","family":"Vatajelu","sequence":"additional","affiliation":[]},{"given":"R.","family":"Rodriguez-Montanes","sequence":"additional","affiliation":[]},{"given":"J.","family":"Figueras","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"crossref","first-page":"ll","DOI":"10.1016\/0304-8853(96)00062-5","article-title":"Current-driven excitation of magnetic multilayers","volume":"159","author":"slonczewski","year":"1996","journal-title":"Journal of Magnetism and Magnetic Materials"},{"key":"17","first-page":"50","article-title":"Relaxing non-volatility for fast and energyefficient stt-ram caches","author":"smullen","year":"2011","journal-title":"IEEE International Symposium on High Perfonnance Computer Architecture (HPCA"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2012.2198451"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2013.6523590"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2013.2284376"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/IRWS.2009.5383028"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763240"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2009.5173239"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/DRC.2013.6633792"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2182053"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2010.2043645"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/S3S.2013.6716537"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2010.5617627"},{"key":"24","doi-asserted-by":"crossref","first-page":"277","DOI":"10.1146\/annurev-matsci-082908-145355","article-title":"Materials for magnetoresistive","volume":"39","author":"slaughter","year":"0","journal-title":"Random Access Memory Annual Review of Materials Research"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2224256"},{"key":"26","article-title":"Spin-Transfer torque magnetic random access memory (stt-mram","volume":"9","author":"dmytro","year":"2013","journal-title":"J Emerg Technol Comput Syst"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2008.4558857"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1007\/978-90-481-9431-5"},{"key":"29","first-page":"497","article-title":"A 4gb 2b\/cell nand flash memory with embedded 5b bch ecc for 36mb\/s system read throughput","author":"micheloni","year":"0","journal-title":"Solid-State Circuits Conference ISSCC 2006 Digest of Technical Papers"},{"key":"3","first-page":"1724","article-title":"Design margin exploration of spin-Transfer torque ram (stt-ram) in scaled technologies, \" very large scale integration (vlsi) systems","volume":"18","author":"chen","year":"2010","journal-title":"IEEE Transactions on"},{"key":"2","first-page":"1710","article-title":"Design paradigm for robust spin-Torque transfer magnetic ram (stt-mram) from circuit\/architecture perspective, \" very large scale integration (vlsi) systems","volume":"18","author":"li","year":"2010","journal-title":"IEEE Transactions on"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/DRC.2011.5994447"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609379"},{"key":"30","first-page":"94","article-title":"Error correction for multi-level nand flash memory using reed-solomon codes","volume":"80","author":"chen","year":"2014","journal-title":"Signal Processing Systems SiPS 2008"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/2463585.2463589"},{"key":"6","first-page":"1313","article-title":"Asymmetry of mtj switching and its implication to stt-ram designs","volume":"2012","author":"zhang","year":"2012","journal-title":"Design Automation and Test in Europe Conference and Exhibition"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/NANO.2011.6144606"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.884077"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1088\/0022-3727\/46\/7\/074001"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2011.5993623"}],"event":{"name":"2014 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","start":{"date-parts":[[2014,10,1]]},"location":"Amsterdam, Netherlands","end":{"date-parts":[[2014,10,3]]}},"container-title":["2014 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6942523\/6962057\/06962093.pdf?arnumber=6962093","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T21:16:35Z","timestamp":1498166195000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6962093\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,10]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/dft.2014.6962093","relation":{},"subject":[],"published":{"date-parts":[[2014,10]]}}}