{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,23]],"date-time":"2026-01-23T23:13:56Z","timestamp":1769210036453,"version":"3.49.0"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,10]]},"DOI":"10.1109\/dft.2014.6962095","type":"proceedings-article","created":{"date-parts":[[2014,12,1]],"date-time":"2014-12-01T23:16:22Z","timestamp":1417475782000},"page":"258-263","source":"Crossref","is-referenced-by-count":3,"title":["Towards an adaptable bit-width NMR voter for multiple error masking"],"prefix":"10.1109","author":[{"given":"Thiago Berticelli","family":"Lo","sequence":"first","affiliation":[]},{"given":"Fernanda Lima","family":"Kastensmidt","sequence":"additional","affiliation":[]},{"given":"Antonio Carlos Schneider","family":"Beck","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2008.4558930"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.69"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2014.105"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2012.6313868"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2010.38"},{"key":"6","article-title":"A low cost reliable architecture for s-boxes in aes processors","author":"ting","year":"2013","journal-title":"IEEE International Symposium in Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/24.914545"},{"key":"4","first-page":"3","volume":"52","year":"2008","journal-title":"Soft Errors in Circuits and Syst"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2008.2000850"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2011.2161887"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2000.843880"}],"event":{"name":"2014 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","location":"Amsterdam, Netherlands","start":{"date-parts":[[2014,10,1]]},"end":{"date-parts":[[2014,10,3]]}},"container-title":["2014 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6942523\/6962057\/06962095.pdf?arnumber=6962095","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T21:20:35Z","timestamp":1490304035000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6962095\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,10]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/dft.2014.6962095","relation":{},"subject":[],"published":{"date-parts":[[2014,10]]}}}