{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T15:08:56Z","timestamp":1730214536992,"version":"3.28.0"},"reference-count":30,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,10]]},"DOI":"10.1109\/dft.2014.6962097","type":"proceedings-article","created":{"date-parts":[[2014,12,1]],"date-time":"2014-12-01T23:16:22Z","timestamp":1417475782000},"page":"240-245","source":"Crossref","is-referenced-by-count":7,"title":["SAM: A comprehensive mechanism for accessing embedded sensors in modern SoCs"],"prefix":"10.1109","author":[{"given":"Miao Tony","family":"He","sequence":"first","affiliation":[]},{"given":"Mohammad","family":"Tehranipoor","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2013.2278542"},{"journal-title":"Technical Background","year":"0","key":"17"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2012.2182984"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2007.4405702"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2013.57"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2006.297744"},{"key":"14","first-page":"1","article-title":"A case study of using ieee p1687 (ijtag) for high-speed serial i\/o characterization and testing","author":"rearick","year":"2006","journal-title":"Proc IEEE International Test Conference"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1584044"},{"key":"12","first-page":"1","article-title":"Ijtag: The path to organized instrument connectivity","author":"couch","year":"2007","journal-title":"Proc IEEE International Test Conference"},{"journal-title":"BSD Compiler Reference Manual","year":"2013","key":"21"},{"journal-title":"BSD Compiler Advanced Features","year":"2012","key":"20"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2263812"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2007.4437560"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2007.59"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2009.5118186"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2158124"},{"key":"27","first-page":"145","article-title":"On-chip delay measurement for silicon debug","author":"sebastine","year":"2004","journal-title":"Proc ACM Great Lakes Symposium on VLSI"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2012.6401593"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024883"},{"journal-title":"IEEE Std 1149 1-2001 IEEE Standard Test Access Port and Boundary-Scan Architecture","year":"2001","key":"3"},{"key":"2","first-page":"71","article-title":"Accessing embedded dft instruments with","author":"larsson","year":"2012","journal-title":"IEEE P1687 Proc IEEE Asian Test Symposium (ATS"},{"journal-title":"IJTAG","year":"2010","key":"10"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.155"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2010.2067810"},{"journal-title":"IEEE 1500 Web Site","year":"0","key":"7"},{"journal-title":"IEEE Std 1500-2005 IEEE Standard Testability Method for Embedded Core-Based Integrated Circuits","year":"2005","key":"6"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCIT.2007.209"},{"journal-title":"JTAG Interface Simple Introduction","year":"2005","key":"4"},{"journal-title":"IEEE Draft Standard for Access and Control of Instrumentation Embedded Within A Semiconductor Device","first-page":"1","year":"2013","key":"9"},{"key":"8","first-page":"222","article-title":"A compatible and hierarchical test control mechanism for soc","volume":"38","author":"bao","year":"2008","journal-title":"Microelectronics"}],"event":{"name":"2014 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","start":{"date-parts":[[2014,10,1]]},"location":"Amsterdam, Netherlands","end":{"date-parts":[[2014,10,3]]}},"container-title":["2014 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6942523\/6962057\/06962097.pdf?arnumber=6962097","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T21:14:01Z","timestamp":1490303641000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6962097\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,10]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/dft.2014.6962097","relation":{},"subject":[],"published":{"date-parts":[[2014,10]]}}}