{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T16:26:16Z","timestamp":1729614376594,"version":"3.28.0"},"reference-count":24,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,10]]},"DOI":"10.1109\/dft.2014.6962100","type":"proceedings-article","created":{"date-parts":[[2014,12,1]],"date-time":"2014-12-01T23:16:22Z","timestamp":1417475782000},"page":"104-109","source":"Crossref","is-referenced-by-count":6,"title":["Fault tolerant and highly adaptive routing for 2D NoCs"],"prefix":"10.1109","author":[{"given":"Manoj","family":"Kumar","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vijay","family":"Laxmi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Manoj Singh","family":"Gaur","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masoud","family":"Daneshtalab","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masoumeh","family":"Ebrahimi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mark","family":"Zwolinski","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2014.48"},{"journal-title":"NIRGAM","year":"0","key":"22"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147125"},{"journal-title":"E3S","year":"0","key":"23"},{"key":"18","doi-asserted-by":"crossref","first-page":"256","DOI":"10.1016\/j.sysarc.2010.05.002","article-title":"Edxy} a low cost congestion-Aware routing algorithm for network-on-chips","volume":"56","author":"lotfi-kamran","year":"2010","journal-title":"Journal of Systems Architecture"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090700"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2012.10"},{"key":"16","doi-asserted-by":"crossref","first-page":"1408","DOI":"10.1145\/1403375.1403716","article-title":"Barpa dynamic routing protocol for balanced distribution of traffic in nocs","author":"lotfi-kamran","year":"2008","journal-title":"Proc Design Automation and Test in Europe"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1007\/s00607-013-0362-9"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/PDP.2012.52"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2013.6653621"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090627"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/71.473515"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391584"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1987.1676939"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1992.753324"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-8274-1"},{"key":"10","first-page":"1","article-title":"A faulttolerant deadlock-free adaptive routing for on-chip interconnects","author":"chaix","year":"2011","journal-title":"Proc Design Automation Test Europe Conf Exhibition"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/139669.140383"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1993.627327"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000096"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/71.877831"},{"key":"9","first-page":"101","article-title":"Maximally fully adaptive routing in 2d meshes","volume":"1","author":"glass","year":"1992","journal-title":"International Conference on Parallel Processing"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/12.67315"}],"event":{"name":"2014 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","start":{"date-parts":[[2014,10,1]]},"location":"Amsterdam, Netherlands","end":{"date-parts":[[2014,10,3]]}},"container-title":["2014 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6942523\/6962057\/06962100.pdf?arnumber=6962100","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,23]],"date-time":"2022-04-23T17:11:49Z","timestamp":1650733909000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6962100\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,10]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/dft.2014.6962100","relation":{},"subject":[],"published":{"date-parts":[[2014,10]]}}}