{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T09:46:28Z","timestamp":1725788788690},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,10]]},"DOI":"10.1109\/dft.2014.6962105","type":"proceedings-article","created":{"date-parts":[[2014,12,1]],"date-time":"2014-12-01T23:16:22Z","timestamp":1417475782000},"page":"1-8","source":"Crossref","is-referenced-by-count":5,"title":["Triggering Trojans in SRAM circuits with X-propagation"],"prefix":"10.1109","author":[{"given":"Senwen","family":"Kan","sequence":"first","affiliation":[]},{"given":"Jennifer","family":"Dworak","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Testing Semiconductor Memories Theory and Practice","year":"1991","author":"goor de van","key":"17"},{"journal-title":"IEEE Standard for SystemVerilog-unified Hardware Design Specification and Verification Language","year":"2013","key":"15"},{"journal-title":"Standard Universal Verification Methodology","year":"2011","key":"16"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/1150343.1150351"},{"journal-title":"OpenSPARC T2","year":"2008","key":"14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484928"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2011.5954998"},{"journal-title":"Opencores","year":"2014","key":"3"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2010.299"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAPT.2008.918319"},{"key":"10","first-page":"51","article-title":"Hardware trojan detection using path delay fingerprint","author":"jin","year":"2008","journal-title":"Hardware-Oriented Security and Trust 2008 HOST 2008"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/LICS.1989.39190"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1979.1600119"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2007.4405673"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1147\/rd.516.0747"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/THS.2012.6459818"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/43.62795"}],"event":{"name":"2014 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","start":{"date-parts":[[2014,10,1]]},"location":"Amsterdam, Netherlands","end":{"date-parts":[[2014,10,3]]}},"container-title":["2014 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6942523\/6962057\/06962105.pdf?arnumber=6962105","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T21:37:56Z","timestamp":1490305076000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6962105\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,10]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/dft.2014.6962105","relation":{},"subject":[],"published":{"date-parts":[[2014,10]]}}}