{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,4]],"date-time":"2026-06-04T12:59:17Z","timestamp":1780577957142,"version":"3.54.1"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,10]]},"DOI":"10.1109\/dft.2015.7315128","type":"proceedings-article","created":{"date-parts":[[2015,11,9]],"date-time":"2015-11-09T22:49:30Z","timestamp":1447109370000},"page":"13-16","source":"Crossref","is-referenced-by-count":3,"title":["Asymmetric ECC organization in 3D-memory via spare column utilization"],"prefix":"10.1109","author":[{"given":"Hyunseung","family":"Han","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Joon-Sung","family":"Yang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","first-page":"435","DOI":"10.1109\/MICRO.2008.4771811","article-title":"Microarchitecture Soft Error Vulnerability Characterization and Mitigation under 3D Integration Technology","author":"zhang","year":"2008","journal-title":"IEEE\/ACM Int Symp Microarchitecture"},{"key":"ref11","first-page":"130","article-title":"8Gb 3D DDR3 DRAM Using Through-Silicon-Via Technology","author":"kang","year":"2009","journal-title":"IEEE Intl Solid-State Circuits Conference"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2009.5173252"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2009.52"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2011.5783774"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2011.28"},{"key":"ref16","first-page":"287","article-title":"Low Cost Adjacent Double Error Correcting Code with Complete Elimination of Miscorrection within a Dispersion Window for Multiple Bit Upser Tolerant Memory","author":"dutta","year":"2012","journal-title":"International Conference on VLSI of System-on-Chip"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/24.510798"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.1979.4330270"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.873612"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2005.15"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2007.897517"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1147\/rd.504.0491"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1979.19370"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.144.0395"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2007.40"}],"event":{"name":"2015 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFTS)","location":"Amherst, MA, USA","start":{"date-parts":[[2015,10,12]]},"end":{"date-parts":[[2015,10,14]]}},"container-title":["2015 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7304347\/7315124\/07315128.pdf?arnumber=7315128","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,31]],"date-time":"2025-05-31T10:43:24Z","timestamp":1748688204000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7315128\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,10]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/dft.2015.7315128","relation":{},"subject":[],"published":{"date-parts":[[2015,10]]}}}