{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,28]],"date-time":"2026-09-28T20:27:42Z","timestamp":1790627262800,"version":"4.1.0"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,10]]},"DOI":"10.1109\/dft.2015.7315145","type":"proceedings-article","created":{"date-parts":[[2015,11,9]],"date-time":"2015-11-09T17:49:30Z","timestamp":1447091370000},"page":"109-114","source":"Crossref","is-referenced-by-count":25,"title":["Chip-level anti-reverse engineering using transformable interconnects"],"prefix":"10.1109","author":[{"given":"Shuai","family":"Chen","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Junlin","family":"Chen","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Domenic","family":"Forte","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jia","family":"Di","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mark","family":"Tehranipoor","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Lei","family":"Wang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","article-title":"Structures for preventing reverse engineering of integrated circuits","author":"daum","year":"1995","journal-title":"U S Patent"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2602554"},{"key":"ref12","first-page":"308","article-title":"Method of fabricating a tungsten contact","volume":"422","author":"nicholls","year":"1995","journal-title":"U S Patent"},{"key":"ref13","first-page":"98","article-title":"Availabil-ity of AI-Mg alloys for use as electrical contact resistors","author":"noriyoshi","year":"0","journal-title":"IEEE Transactions on Components Packaging and Manufacturing Technology Part A"},{"key":"ref14","article-title":"Simplified dual damascene process for multi -level metallization and interconnection structure","author":"huang","year":"1997","journal-title":"U S Patent"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1063\/1.110624"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1080\/00031305.1988.10475524"},{"key":"ref17","first-page":"1640","article-title":"A Physically Transient Form of Silicon Electronics, With Integrated Sensors, Actuators and Power Supply","author":"hwang","year":"0","journal-title":"Science (New York NY) 2012 337"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681649"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"709","DOI":"10.1145\/2508859.2516656","article-title":"Security analysis of integrated circuit camouflaging","author":"rajendran","year":"2013","journal-title":"Proceedings of the 2013 ACM SIGSAC Conference on Computer & Communications Security"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105421"},{"key":"ref5","article-title":"Active Hardware Metering for Intellectual Property Protection and Security","author":"alkabani","year":"0","journal-title":"Proc Usenix Security 2007"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1063\/1.97923"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1973009.1973110"},{"key":"ref2","article-title":"A survey on chip to system reverse engineering","author":"quadir","year":"0","journal-title":"ACM Journal on Emerging Technologies in Computing Systems"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.24"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.24"}],"event":{"name":"2015 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFTS)","location":"Amherst, MA, USA","start":{"date-parts":[[2015,10,12]]},"end":{"date-parts":[[2015,10,14]]}},"container-title":["2015 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7304347\/7315124\/07315145.pdf?arnumber=7315145","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T19:14:37Z","timestamp":1498245277000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7315145\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,10]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/dft.2015.7315145","relation":{},"subject":[],"published":{"date-parts":[[2015,10]]}}}