{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T20:53:10Z","timestamp":1725569590179},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,9]]},"DOI":"10.1109\/dft.2016.7684061","type":"proceedings-article","created":{"date-parts":[[2016,10,27]],"date-time":"2016-10-27T20:28:15Z","timestamp":1477600095000},"page":"11-14","source":"Crossref","is-referenced-by-count":2,"title":["Experimental study and analysis of soft and permanent errors in digital cameras"],"prefix":"10.1109","author":[{"given":"Glenn H.","family":"Chapman","sequence":"first","affiliation":[]},{"given":"Rahul","family":"Thomas","sequence":"additional","affiliation":[]},{"given":"Rohan","family":"Thomas","sequence":"additional","affiliation":[]},{"given":"Israel","family":"Koren","sequence":"additional","affiliation":[]},{"given":"Zahava","family":"Koren","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"year":"0","key":"ref4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2004.835113"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2008.927662"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2010.08.016"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2006.885005"},{"key":"ref5","first-page":"57","article-title":"SEU effects in registers and in a Dual-Ported Static RAM designed in a 0.25 µm CMOS technology for applications in the LHC","author":"faccio","year":"1999","journal-title":"Fifth Workshop on Electronics for LHC experiments"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065585"},{"article-title":"Impact of Process Variations on Soft Error Sensitivity of 32-nM VLSI Circuits in Near-Threshold Region","year":"2014","author":"kou","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2015.7315133"},{"journal-title":"Architecture Design for Soft Errors","year":"2008","author":"mukherjee","key":"ref9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2012.6313844"}],"event":{"name":"2016 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","start":{"date-parts":[[2016,9,19]]},"location":"Storrs, CT, USA","end":{"date-parts":[[2016,9,20]]}},"container-title":["2016 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7590261\/7684053\/07684061.pdf?arnumber=7684061","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,11,16]],"date-time":"2016-11-16T14:18:27Z","timestamp":1479305907000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7684061\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,9]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/dft.2016.7684061","relation":{},"subject":[],"published":{"date-parts":[[2016,9]]}}}