{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T15:20:44Z","timestamp":1759332044445},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,9]]},"DOI":"10.1109\/dft.2016.7684062","type":"proceedings-article","created":{"date-parts":[[2016,10,27]],"date-time":"2016-10-27T20:28:15Z","timestamp":1477600095000},"page":"15-20","source":"Crossref","is-referenced-by-count":30,"title":["A Highly Robust Double Node Upset Tolerant latch"],"prefix":"10.1109","author":[{"given":"Adam","family":"Watkins","sequence":"first","affiliation":[]},{"given":"Spyros","family":"Tragouodas","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2015.7229830"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1049\/el.2015.3020"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2006.874496"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2015.72"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1229175.1229176"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1147\/rd.401.0019"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2003.1249472"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2008.0099"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2007.50"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126615500073"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2008.15"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.887832"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.24"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/23.556880"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1049\/el.2014.4374"}],"event":{"name":"2016 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","start":{"date-parts":[[2016,9,19]]},"location":"Storrs, CT, USA","end":{"date-parts":[[2016,9,20]]}},"container-title":["2016 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7590261\/7684053\/07684062.pdf?arnumber=7684062","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,11,16]],"date-time":"2016-11-16T14:43:33Z","timestamp":1479307413000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7684062\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,9]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/dft.2016.7684062","relation":{},"subject":[],"published":{"date-parts":[[2016,9]]}}}