{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T15:09:08Z","timestamp":1730214548458,"version":"3.28.0"},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,9]]},"DOI":"10.1109\/dft.2016.7684064","type":"proceedings-article","created":{"date-parts":[[2016,10,27]],"date-time":"2016-10-27T20:28:15Z","timestamp":1477600095000},"page":"27-30","source":"Crossref","is-referenced-by-count":4,"title":["Construction of a soft error (SEU) hardened Latch with high critical charge"],"prefix":"10.1109","author":[{"given":"Hiroki","family":"Ueno","sequence":"first","affiliation":[]},{"given":"Kazuteru","family":"Namba","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2006.1594762"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2006.297681"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1271074"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/23.25522"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/23.819105"},{"key":"ref15","first-page":"7","article-title":"Separate dual-transistor registers-A circuit solution for on-line testing of transient error in UDSM-IC","author":"zhao","year":"2003","journal-title":"Proc IEEE Int On-Line Test Symp"},{"key":"ref16","first-page":"324","article-title":"A soft-error hardened latch schemes for SoC in a 90nm technology and beyond","author":"komatsu","year":"2004","journal-title":"Proc IEEE Custom Integr Circuit Conf"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2022083"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"333","DOI":"10.1109\/TDMR.2013.2266543","article-title":"Design and Analysis of Single-Event Tolerant Slave Latches for Enhanced Scan Delay Testing","volume":"14","author":"lu","year":"2014","journal-title":"IEEE Trans Device Mater Reliab"},{"year":"0","key":"ref19"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/RAMS.2010.5448078"},{"article-title":"VLSI test principles and architectures: design for testability","year":"2006","author":"wang","key":"ref3"},{"key":"ref6","first-page":"28","article-title":"Enhanced fault-tolerant data latches for deep submicron CMOS","author":"blum","year":"2005","journal-title":"Proc IEEE Int Conf Comp Des"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2002.1028924"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2005.1594099"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/23.556880"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2004.14"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2005.70"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2006.1693478"}],"event":{"name":"2016 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","start":{"date-parts":[[2016,9,19]]},"location":"Storrs, CT","end":{"date-parts":[[2016,9,20]]}},"container-title":["2016 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7590261\/7684053\/07684064.pdf?arnumber=7684064","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,3,6]],"date-time":"2020-03-06T12:28:05Z","timestamp":1583497685000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7684064\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,9]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/dft.2016.7684064","relation":{},"subject":[],"published":{"date-parts":[[2016,9]]}}}