{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T13:09:25Z","timestamp":1725800965501},"reference-count":23,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,9]]},"DOI":"10.1109\/dft.2016.7684066","type":"proceedings-article","created":{"date-parts":[[2016,10,27]],"date-time":"2016-10-27T20:28:15Z","timestamp":1477600095000},"page":"35-40","source":"Crossref","is-referenced-by-count":5,"title":["Combined on-line lifetime-energy optimization for asymmetric multicores"],"prefix":"10.1109","author":[{"given":"Cristiana","family":"Bolchini","sequence":"first","affiliation":[]},{"given":"Matteo","family":"Carminati","sequence":"additional","affiliation":[]},{"given":"Tulika","family":"Mitra","sequence":"additional","affiliation":[]},{"given":"Thannirmalai Somu","family":"Muthukaruppan","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2380445.2380455"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2011.132"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310781"},{"journal-title":"JEDEC Publication","article-title":"Failure mechanisms and models for semiconductor devices","year":"2010","key":"ref13"},{"key":"ref14","first-page":"79","article-title":"Improving lifetime of multicore soft real-time systems through global utilization control","author":"yue","year":"2015","journal-title":"Great Lakes Symposium on VLSI"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488735"},{"article-title":"Multilevel interconnect reliability: On the effects of electro-thermomechanical stresses","year":"2004","author":"nguyen","key":"ref16"},{"year":"2011","key":"ref17","article-title":"The benefits of multiple cpu cores in mobile devices"},{"key":"ref18","article-title":"Amdahl?s law for lifetime reliability scaling in heterogeneous multicore processors","author":"song","year":"2016","journal-title":"Int Symp High-Performance Computer Architecture"},{"year":"2014","key":"ref19"},{"key":"ref4","first-page":"1","article-title":"Temperature aware energy-reliability trade-offs for mapping of throughput-constrained applications on multimedia MPSoCs","author":"das","year":"2014","journal-title":"Proc Design Automation and Test in Europe Conf"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"ref6","first-page":"804","article-title":"Lifetime-Aware Load Distribution Policies in Multi-Core Systems: An In-Depth Analysis","author":"cristiana bolchini","year":"2016","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2013.6653583"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/980152.980157"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1809049.1809065"},{"year":"2011","key":"ref2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1555349.1555369"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306794"},{"journal-title":"STM Platform 2012 Workshop","article-title":"Platform 2012: A many-core programmable accelerator for Ultra-Efficient Embedded Computing in Nanometer Technology","year":"2010","key":"ref20"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488949"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.281"},{"journal-title":"Teraflux Exploiting dataflow parallelism in Tera-device Computing","article-title":"Definition of ISA extensions, custom devices and External COTSon API extensions","year":"2011","key":"ref23"}],"event":{"name":"2016 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","start":{"date-parts":[[2016,9,19]]},"location":"Storrs, CT","end":{"date-parts":[[2016,9,20]]}},"container-title":["2016 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7590261\/7684053\/07684066.pdf?arnumber=7684066","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,3,6]],"date-time":"2020-03-06T12:28:05Z","timestamp":1583497685000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7684066\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,9]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/dft.2016.7684066","relation":{},"subject":[],"published":{"date-parts":[[2016,9]]}}}