{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T11:05:36Z","timestamp":1761995136281,"version":"build-2065373602"},"reference-count":50,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,9]]},"DOI":"10.1109\/dft.2016.7684071","type":"proceedings-article","created":{"date-parts":[[2016,10,27]],"date-time":"2016-10-27T20:28:15Z","timestamp":1477600095000},"page":"63-68","source":"Crossref","is-referenced-by-count":18,"title":["Cross-layer fault-tolerant design of real-time systems"],"prefix":"10.1109","author":[{"given":"Siva Satyendra","family":"Sahoo","sequence":"first","affiliation":[]},{"given":"Bharadwaj","family":"Veeravalli","sequence":"additional","affiliation":[]},{"given":"Akash","family":"Kumar","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"crossref","DOI":"10.1145\/2228360.2228601","article-title":"Instruction scheduling for reliabilitv-aware compilation","author":"rehman","year":"2012","journal-title":"DAC"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/2039370.2039408"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488755"},{"journal-title":"Error Coding for Arithmetic Processors","year":"1974","author":"rao","key":"ref32"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2006.40"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/SBAC-PAD.2007.39"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2005.34"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/SBCCI.2002.1137644"},{"key":"ref35","article-title":"The design, analysis, and verification of the SIFT fault tolerant system","author":"wensley","year":"1976","journal-title":"International Conference on Software Engineering"},{"key":"ref34","article-title":"Evaluation of failures masking across the software stack","author":"santini","year":"2015","journal-title":"MedIA"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2001.991120"},{"key":"ref27","doi-asserted-by":"crossref","DOI":"10.1109\/FTCS.1999.781037","article-title":"AR-SMT: A microarchitectural approach to fault tol-erance in microprocessors","author":"rotenberg","year":"1999","journal-title":"Digest of Papers of Twenty-Ninth Annual International Symposium on Fault-Tolerant Computing"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007145"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1974.1050511"},{"journal-title":"Embedded System Design Embedded Systems Foundations of Cyber-physical Systems","year":"2010","author":"marwedel","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2003.1250141"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2009.4810395"},{"key":"ref21","article-title":"Soft error reduction in com-binational logic using gate resizing and flipflop selection","author":"rao","year":"2006","journal-title":"ICCAD"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1999.809458"},{"key":"ref23","article-title":"A soft error monitor using switchine current detection","author":"ndai","year":"2005","journal-title":"ICCD"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003566"},{"key":"ref25","article-title":"IBM's S\/390 G5 microprocessor design","author":"siegel","year":"1999","journal-title":"Micro IEEE"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/CASES.2013.6662505"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1147\/rd.282.0124"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2005.856487"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/12.54837"},{"key":"ref12","article-title":"A white paper on the benefits of chipkill-correct ECC for Ie server main memorv","author":"dell","year":"1997","journal-title":"IBM Microelectronics Division"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1735970.1736064"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056025"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593094"},{"key":"ref16","doi-asserted-by":"crossref","DOI":"10.1145\/2847263.2847278","article-title":"SEU mitigation and validation of the leon3 soft processor using triple modular redundancv for space processing","author":"wirthlin","year":"2016","journal-title":"FPGA"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2005.70"},{"key":"ref18","article-title":"A performance comparison between hardened-by-design and conventional-design standard cells","author":"lunardini","year":"2004","journal-title":"2004 Workshop on Radiation Effects on Components and Systems Radiation Hardening Techniques and New Developments"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1271075"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2002.1028924"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1225959"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.110"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.2016.7420396"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1147\/rd.144.0395"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1950.tb00463.x"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2013.68"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1137\/0108018"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2596683"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/1816038.1816026"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1016\/0020-0190(83)90093-5"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1145\/1459359.1459402"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/PRDC.2013.10"},{"key":"ref41","article-title":"Performance evaluation of checksnrn-hased ahft","author":"al-yamani","year":"2001","journal-title":"DFT"},{"key":"ref44","article-title":"Dependable adaptive computing systems-the roar nroiect","author":"saxena","year":"1998","journal-title":"Systems Man and Cvbemetics"},{"key":"ref43","article-title":"Design techniques for cross-laver resilience","author":"carter","year":"2010","journal-title":"DATE"}],"event":{"name":"2016 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","start":{"date-parts":[[2016,9,19]]},"location":"Storrs, CT, USA","end":{"date-parts":[[2016,9,20]]}},"container-title":["2016 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7590261\/7684053\/07684071.pdf?arnumber=7684071","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,15]],"date-time":"2019-09-15T03:27:51Z","timestamp":1568518071000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7684071\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,9]]},"references-count":50,"URL":"https:\/\/doi.org\/10.1109\/dft.2016.7684071","relation":{},"subject":[],"published":{"date-parts":[[2016,9]]}}}