{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T21:51:32Z","timestamp":1729633892249,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,9]]},"DOI":"10.1109\/dft.2016.7684074","type":"proceedings-article","created":{"date-parts":[[2016,10,27]],"date-time":"2016-10-27T20:28:15Z","timestamp":1477600095000},"page":"81-86","source":"Crossref","is-referenced-by-count":1,"title":["In-place LUT polarity inVersion to mitigate soft errors for FPGAs"],"prefix":"10.1109","author":[{"given":"Juexiao","family":"Su","sequence":"first","affiliation":[]},{"given":"Ju-Yueh","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Chang","family":"Wu","sequence":"additional","affiliation":[]},{"given":"Lei","family":"He","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2007.4397258"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2008.2000852"},{"key":"ref10","doi-asserted-by":"crossref","first-page":"13:1","DOI":"10.1145\/2390191.2390204","article-title":"SEU Fault Evaluation and Characteristics for SRAM-based FPGA Architectures and Synthesis Algorithms","volume":"18","author":"jing","year":"2013","journal-title":"ACM Trans Des Autom Electron Syst"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681654"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2003.820744"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689120"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2011.69"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5654113"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687422"},{"journal-title":"Architecture Design for Soft Errors","year":"2008","author":"mukherjee","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105389"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2006.82"}],"event":{"name":"2016 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","start":{"date-parts":[[2016,9,19]]},"location":"Storrs, CT, USA","end":{"date-parts":[[2016,9,20]]}},"container-title":["2016 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7590261\/7684053\/07684074.pdf?arnumber=7684074","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,9,27]],"date-time":"2020-09-27T00:26:11Z","timestamp":1601166371000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7684074\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,9]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/dft.2016.7684074","relation":{},"subject":[],"published":{"date-parts":[[2016,9]]}}}