{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,18]],"date-time":"2026-06-18T06:04:25Z","timestamp":1781762665306,"version":"3.54.5"},"reference-count":24,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,9]]},"DOI":"10.1109\/dft.2016.7684076","type":"proceedings-article","created":{"date-parts":[[2016,10,27]],"date-time":"2016-10-27T20:28:15Z","timestamp":1477600095000},"page":"91-96","source":"Crossref","is-referenced-by-count":35,"title":["Soft error vulnerability assessment of the real-time safety-related ARM Cortex-R5 CPU"],"prefix":"10.1109","author":[{"given":"Xabier","family":"Iturbe","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Balaji","family":"Venu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Emre","family":"Ozer","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","article-title":"SCS750 Single Board Computer for Space","year":"2013"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DSN-W.2016.57"},{"key":"ref12","article-title":"Cortex-R5 and Cortex-R5F. Technical Reference Manual","year":"2011"},{"key":"ref13","article-title":"Tricore: Highly Integrated and Performance Optimized 32-bit Microcontrollers for Automotive and Industrial Applications","year":"2012"},{"key":"ref14","article-title":"A Flexible Microcontroller Architecture for Fail-Safe and Fail-Operational Systems","author":"mariani","year":"2010","journal-title":"Proc of the HiPEAC Workshop on Design for Reliability"},{"key":"ref15","article-title":"Software Composability and Mixed Criticality for Triple Modular Redundant Architectures","author":"resch","year":"2013","journal-title":"Proc Conf Computer Safety Reliability and Security"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2010.53"},{"key":"ref17","article-title":"Hercules TMS570 Microcontrollers","year":"2014"},{"key":"ref18","article-title":"UltraScale Architecture and Product Overview","year":"2016"},{"key":"ref19","year":"0"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/23.556861"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/0-387-33403-3_1"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2043271"},{"key":"ref5","article-title":"RAD750 Radiation-Hardened PowerPC Microprocessor","year":"2008"},{"key":"ref8","article-title":"UT700 32-bit Fault-Tolerant SPARC V8\/LEON 3FT Processor","author":"gaisler","year":"2015"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/23.556880"},{"key":"ref2","article-title":"Scaling and Technology Issues for Soft Error Rates","author":"johnston","year":"2000","journal-title":"Proc Annu Res Conf Reliab"},{"key":"ref1","article-title":"Cost-Efficient Soft Error Protection for Embedded Microprocessors","author":"blome","year":"2006","journal-title":"Proc of the Intl Conf on Compilers Architectures and Synthesis for Embedded Systems"},{"key":"ref9","article-title":"SEU and SET-Tolerant ARM Cortex-R4 CPU for Space and Avionics Applications","author":"ghahroodi","year":"2013","journal-title":"Proc of the Workshop on Manufacturable and Dependable Multi-core Architectures at N anoscale"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2004.2"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1261389"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/605432.605419"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/106973.106981"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2007.99"}],"event":{"name":"2016 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","location":"Storrs, CT, USA","start":{"date-parts":[[2016,9,19]]},"end":{"date-parts":[[2016,9,20]]}},"container-title":["2016 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7590261\/7684053\/07684076.pdf?arnumber=7684076","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,11,16]],"date-time":"2016-11-16T14:54:57Z","timestamp":1479308097000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7684076\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,9]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/dft.2016.7684076","relation":{},"subject":[],"published":{"date-parts":[[2016,9]]}}}