{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T07:43:16Z","timestamp":1725435796361},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,9]]},"DOI":"10.1109\/dft.2016.7684077","type":"proceedings-article","created":{"date-parts":[[2016,10,27]],"date-time":"2016-10-27T20:28:15Z","timestamp":1477600095000},"page":"97-102","source":"Crossref","is-referenced-by-count":6,"title":["Efficient utilization of hierarchical iJTAG networks for interrupts management"],"prefix":"10.1109","author":[{"given":"Ahmed","family":"Ibrahim","sequence":"first","affiliation":[]},{"given":"Hans G.","family":"Kerkhoff","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"270","article-title":"Design of an Infrastructural IP Depend-ability Manager for a Dependable Reconfigurable Many-Core Processor","author":"kerkhoff","year":"2010","journal-title":"IEEE International Symposium on Electronic Design Test & Applications (DELTA"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/54.735923"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/MDAT.2013.2278535"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/DTIS.2013.6527788"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/IDT.2014.7038580"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/NATW.2014.24"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/ASPDAC.2009.4796440"},{"year":"2014","journal-title":"IEEE Standard for Access and Control of Instrumentation Embedded within a Semiconductor Device","key":"ref1"}],"event":{"name":"2016 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","start":{"date-parts":[[2016,9,19]]},"location":"Storrs, CT, USA","end":{"date-parts":[[2016,9,20]]}},"container-title":["2016 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7590261\/7684053\/07684077.pdf?arnumber=7684077","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,11,16]],"date-time":"2016-11-16T14:36:26Z","timestamp":1479306986000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7684077\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,9]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/dft.2016.7684077","relation":{},"subject":[],"published":{"date-parts":[[2016,9]]}}}