{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T15:09:09Z","timestamp":1730214549437,"version":"3.28.0"},"reference-count":23,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,9]]},"DOI":"10.1109\/dft.2016.7684078","type":"proceedings-article","created":{"date-parts":[[2016,10,27]],"date-time":"2016-10-27T16:28:15Z","timestamp":1477585695000},"page":"103-106","source":"Crossref","is-referenced-by-count":0,"title":["Error recovery through partial value similarity"],"prefix":"10.1109","author":[{"given":"Abdulaziz","family":"Eker","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Oguz","family":"Ergin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/DATE.2005.181"},{"key":"ref11","article-title":"Exploiting Narrow Values for Faster Parity Generation","volume":"26","author":"kocberber","year":"2009","journal-title":"Microelectronics International"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1145\/1531542.1531570"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1145\/2024724.2024954"},{"year":"2006","journal-title":"SPEC benchmarks","key":"ref14"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1109\/JSSC.2011.2167809"},{"key":"ref16","article-title":"In-Register Duplication: Exploiting Narrow-Width Value for Improving Register File Reliability","author":"hu","year":"2006","journal-title":"DSN"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1109\/VLSID.2011.68"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1145\/1176760.1176811"},{"doi-asserted-by":"publisher","key":"ref19","DOI":"10.1109\/DSN.2009.5270337"},{"key":"ref4","article-title":"NVIDIA's Fermi: The First Complete GPU Computing Architecture","author":"glaskowsky","year":"2009","journal-title":"NVIDIA Corporation"},{"year":"2012","article-title":"NVIDIA's Next Generation CUDATM Compute Architecture: Kepler TM GK110","key":"ref3"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/JSSC.2005.859884"},{"key":"ref5","article-title":"Addressing soft errors in ARM core-based SoC","author":"phelan","year":"2003","journal-title":"ARM White paper"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/DFT.2015.7315142"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/MM.2005.104"},{"key":"ref2","article-title":"The implementation of POWER7TM: A highly parallel and scalable multi-core high-end server processor","author":"wendel","year":"2010","journal-title":"\/SSCC"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/40.782565"},{"key":"ref9","article-title":"Exploiting Existing Copies in Register File for Soft Error Correction","author":"eker","year":"2015","journal-title":"IEEE ComputerArchitecture Letters (CAL)"},{"key":"ref20","article-title":"Dual Use of Superscalar Datapath for Transient-fault Detection and Recovery","author":"ray","year":"2001","journal-title":"MICRO-34"},{"key":"ref22","article-title":"Improving the Soft Error Resilience of the Register Files Using SRAM Biteells with Built-In Comparators","author":"kayaalp","year":"2012","journal-title":"DSD"},{"key":"ref21","first-page":"25","article-title":"Transient fault detection via simultaneous multithreading","author":"reinhardt","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref23","article-title":"Exploiting Existing Replicas of Stack Pointer in the Register File for Error Detection","author":"ogur","year":"2015","journal-title":"MedIA"}],"event":{"name":"2016 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","start":{"date-parts":[[2016,9,19]]},"location":"Storrs, CT, USA","end":{"date-parts":[[2016,9,20]]}},"container-title":["2016 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7590261\/7684053\/07684078.pdf?arnumber=7684078","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,11,16]],"date-time":"2016-11-16T09:43:51Z","timestamp":1479289431000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7684078\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,9]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/dft.2016.7684078","relation":{},"subject":[],"published":{"date-parts":[[2016,9]]}}}