{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T21:34:53Z","timestamp":1729632893513,"version":"3.28.0"},"reference-count":25,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,9]]},"DOI":"10.1109\/dft.2016.7684085","type":"proceedings-article","created":{"date-parts":[[2016,10,27]],"date-time":"2016-10-27T16:28:15Z","timestamp":1477585695000},"page":"135-140","source":"Crossref","is-referenced-by-count":5,"title":["Reliable PUF design using failure patterns from time-controlled power gating"],"prefix":"10.1109","author":[{"given":"Xiaolin","family":"Xu","sequence":"first","affiliation":[]},{"given":"Daniel E.","family":"Holcomb","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.212"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-36140-1_12"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927503"},{"article-title":"Lowering Power at 28 nm with Xilinx 7 Series Devices","year":"2011","author":"hussein","key":"ref13"},{"article-title":"Supercharging the Embedded Device: ARM Cortex-M7","year":"2011","author":"johnson","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/I2MTC.2013.6555544"},{"key":"ref16","article-title":"Intrinsic PUFs from Flip-flops on Reconfigurable Devices","volume":"17","author":"maes","year":"2008","journal-title":"3rd Benelux Workshop on Information and System Security 2008"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757433"},{"key":"ref18","first-page":"29","article-title":"Postsilicon Tuning of Standby Supply Voltage in SRAMs to Reduce Yield Losses Due to Parametric Data-Retention Failures","author":"nourivand","year":"2011","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"ref19","doi-asserted-by":"crossref","first-page":"2026","DOI":"10.1126\/science.1074376","article-title":"Physical One-way Functions","volume":"297","author":"pappu","year":"2002","journal-title":"Science"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/545214.545232"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.163"},{"key":"ref6","article-title":"Dijk. Silicon Physical Random Functions","author":"gassend","year":"2002","journal-title":"Proc IEEE Conf Comput Commun Soc"},{"article-title":"Physical Random Functions","year":"2003","author":"gassend","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0308"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-74735-2_5"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837451"},{"key":"ref9","article-title":"Initial SRAM State as A Fingerprint and Source of True Random Numbers for RFID Tags","author":"holcomb","year":"2007","journal-title":"Proceedings of the Conference on RFID Security"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830814"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750419"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2282114"},{"key":"ref21","first-page":"36","article-title":"TARDIS: Time and Remanence Decay in SRAM to Implement Secure Protocols on Embedded Devices without Clocks","author":"rahmati","year":"2012","journal-title":"Proceedings of the 21st USENIX Conference on Security Symposium"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2418288"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2005814"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.884077"}],"event":{"name":"2016 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","start":{"date-parts":[[2016,9,19]]},"location":"Storrs, CT, USA","end":{"date-parts":[[2016,9,20]]}},"container-title":["2016 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7590261\/7684053\/07684085.pdf?arnumber=7684085","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,24]],"date-time":"2017-06-24T22:16:19Z","timestamp":1498342579000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7684085\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,9]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/dft.2016.7684085","relation":{},"subject":[],"published":{"date-parts":[[2016,9]]}}}