{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,24]],"date-time":"2026-02-24T18:32:10Z","timestamp":1771957930932,"version":"3.50.1"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,10]]},"DOI":"10.1109\/dft.2017.8244436","type":"proceedings-article","created":{"date-parts":[[2018,1,9]],"date-time":"2018-01-09T16:19:51Z","timestamp":1515514791000},"page":"1-6","source":"Crossref","is-referenced-by-count":14,"title":["Eliminating a hidden error source in stochastic circuits"],"prefix":"10.1109","author":[{"given":"Paishun","family":"Ting","sequence":"first","affiliation":[]},{"given":"John P.","family":"Hayes","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","DOI":"10.1007\/978-0-387-93839-4","author":"keener","year":"2010","journal-title":"Theoretical Statistics Topics for a Core Course"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7926951"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2013.6653589"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.202"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2016.7753265"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2016.74"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2002.804284"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2742060.2743758"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2016.2623796"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/12.954505"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/29.1564"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1049\/el:20030217"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2432138"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488901"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2966988"}],"event":{"name":"2017 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","location":"Cambridge","start":{"date-parts":[[2017,10,23]]},"end":{"date-parts":[[2017,10,25]]}},"container-title":["2017 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8227263\/8244422\/08244436.pdf?arnumber=8244436","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,30]],"date-time":"2023-08-30T10:31:44Z","timestamp":1693391504000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8244436\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/dft.2017.8244436","relation":{},"subject":[],"published":{"date-parts":[[2017,10]]}}}