{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T16:14:07Z","timestamp":1761581647701},"reference-count":21,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,10]]},"DOI":"10.1109\/dft.2017.8244437","type":"proceedings-article","created":{"date-parts":[[2018,1,9]],"date-time":"2018-01-09T21:19:51Z","timestamp":1515532791000},"page":"1-6","source":"Crossref","is-referenced-by-count":9,"title":["Simulation-based evaluation of frequency upscaled operation of exact\/approximate ripple carry adders"],"prefix":"10.1109","author":[{"given":"H","family":"Junqi","sequence":"first","affiliation":[]},{"given":"T. Nandha","family":"Kumar","sequence":"additional","affiliation":[]},{"given":"Haider","family":"Abbas","sequence":"additional","affiliation":[]},{"given":"Fabrizio","family":"Lombardi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2035453"},{"key":"ref11","first-page":"69","article-title":"An enhanced low-power high-speed adder for error-tolerant application","author":"zhu","year":"2009","journal-title":"Integrated Circuits ISIC'09 Proceedings of 12th International Symposium on"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1166\/jolpe.2011.1157"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691096"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228509"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1629395.1629397"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2015.7180604"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2014.2317180"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.146"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2012863"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2217962"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2013.6569370"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/NANO.2013.6720793"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.895509"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763154"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2034764"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2742060.2743760"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.3850\/9783981537079_0042"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1450095.1450124"},{"key":"ref20","article-title":"CMOS Digital Integrated Circuits: Analysis & Design","author":"kang","year":"2014","journal-title":"McGraw-Hill Higher Education"},{"journal-title":"Predictive Technology Model (PTM)","year":"0","key":"ref21"}],"event":{"name":"2017 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","start":{"date-parts":[[2017,10,23]]},"location":"Cambridge","end":{"date-parts":[[2017,10,25]]}},"container-title":["2017 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8227263\/8244422\/08244437.pdf?arnumber=8244437","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,2,5]],"date-time":"2018-02-05T22:35:36Z","timestamp":1517870136000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8244437\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/dft.2017.8244437","relation":{},"subject":[],"published":{"date-parts":[[2017,10]]}}}