{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T08:25:57Z","timestamp":1725697557479},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,10]]},"DOI":"10.1109\/dft.2017.8244441","type":"proceedings-article","created":{"date-parts":[[2018,1,9]],"date-time":"2018-01-09T21:19:51Z","timestamp":1515532791000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["A scrubbing scheduling approach for reliable FPGA multicore processors with real-time constraints"],"prefix":"10.1109","author":[{"given":"Mihalis","family":"Psarakis","sequence":"first","affiliation":[]},{"given":"Aitzan","family":"Sari","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2997646"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2013.11.013"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2039370.2039396"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763096"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927448"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2009.2013237"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2013.6548910"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2011.6132703"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2015.04.003"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2330742"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847278"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2870638"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744827"}],"event":{"name":"2017 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","start":{"date-parts":[[2017,10,23]]},"location":"Cambridge","end":{"date-parts":[[2017,10,25]]}},"container-title":["2017 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8227263\/8244422\/08244441.pdf?arnumber=8244441","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,2,5]],"date-time":"2018-02-05T22:35:35Z","timestamp":1517870135000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8244441\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/dft.2017.8244441","relation":{},"subject":[],"published":{"date-parts":[[2017,10]]}}}