{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T15:42:35Z","timestamp":1725810155175},"reference-count":11,"publisher":"IEEE","license":[{"start":{"date-parts":[[2017,10,1]],"date-time":"2017-10-01T00:00:00Z","timestamp":1506816000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2017,10,1]],"date-time":"2017-10-01T00:00:00Z","timestamp":1506816000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,10]]},"DOI":"10.1109\/dft.2017.8244444","type":"proceedings-article","created":{"date-parts":[[2018,1,9]],"date-time":"2018-01-09T21:19:51Z","timestamp":1515532791000},"page":"1-4","source":"Crossref","is-referenced-by-count":3,"title":["On the optimization of SBST test program compaction"],"prefix":"10.1109","author":[{"given":"R.","family":"Cantoro","sequence":"first","affiliation":[{"name":"Politecnico di Torino, Dip. Automatica e Informatica, Torino, Italy"}]},{"given":"E.","family":"Sanchez","sequence":"additional","affiliation":[{"name":"Politecnico di Torino, Dip. Automatica e Informatica, Torino, Italy"}]},{"given":"M. Sonza","family":"Reorda","sequence":"additional","affiliation":[{"name":"Politecnico di Torino, Dip. Automatica e Informatica, Torino, Italy"}]},{"given":"G.","family":"Squillero","sequence":"additional","affiliation":[{"name":"Politecnico di Torino, Dip. Automatica e Informatica, Torino, Italy"}]},{"given":"E.","family":"Valea","sequence":"additional","affiliation":[{"name":"Politecnico di Torino, Dip. Automatica e Informatica, Torino, Italy"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CEC.2006.1688402"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2014.140"},{"journal-title":"OpenRISC 1200 IP Core Specification","year":"0","key":"ref10"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457210"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.298"},{"journal-title":"NanGate FreePDK45 Generic Open Cell Library","year":"0","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2016.7482466"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.43"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.5"},{"key":"ref9","article-title":"New Techniques to Reduce the Execution Time of Functional Test Programs","author":"gaudesi","year":"2016","journal-title":"IEEE Transactions on Computers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1980.1675602"}],"event":{"name":"2017 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","start":{"date-parts":[[2017,10,23]]},"location":"Cambridge, UK","end":{"date-parts":[[2017,10,25]]}},"container-title":["2017 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8227263\/8244422\/08244444.pdf?arnumber=8244444","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,24]],"date-time":"2022-06-24T15:08:17Z","timestamp":1656083297000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8244444\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/dft.2017.8244444","relation":{},"subject":[],"published":{"date-parts":[[2017,10]]}}}