{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,4]],"date-time":"2026-03-04T16:59:58Z","timestamp":1772643598454,"version":"3.50.1"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,10]]},"DOI":"10.1109\/dft.2017.8244446","type":"proceedings-article","created":{"date-parts":[[2018,1,9]],"date-time":"2018-01-09T21:19:51Z","timestamp":1515532791000},"page":"1-4","source":"Crossref","is-referenced-by-count":6,"title":["A defective level monitor of open defects in 3D ICs with a comparator of offset cancellation type"],"prefix":"10.1109","author":[{"given":"Michiya","family":"Kanda","sequence":"first","affiliation":[]},{"given":"Masaki","family":"Hashizume","sequence":"additional","affiliation":[]},{"given":"Hiroyuki","family":"Yotsuyanagi","sequence":"additional","affiliation":[]},{"given":"Shyue-Kung","family":"Lu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2013.6653610"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2014.7152148"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2014.39"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICSJ.2016.7801299"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.2197\/ipsjtsldm.7.56"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2010.5775087"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2010.73"},{"key":"ref5","first-page":"907","article-title":"Possibility of Logical Error Caused by Open Defects in TSVs","author":"hashizume","year":"2010","journal-title":"Proc 2010 International Technical Conference on Circuits Computers and Communications"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2012.06.021"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2009.42"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2009.5355573"},{"key":"ref1","author":"pavlidis","year":"2009","journal-title":"Three-Dimensional Integrated Circuit Design"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2012.6262968"}],"event":{"name":"2017 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","location":"Cambridge","start":{"date-parts":[[2017,10,23]]},"end":{"date-parts":[[2017,10,25]]}},"container-title":["2017 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8227263\/8244422\/08244446.pdf?arnumber=8244446","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,2,5]],"date-time":"2018-02-05T22:35:33Z","timestamp":1517870133000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8244446\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/dft.2017.8244446","relation":{},"subject":[],"published":{"date-parts":[[2017,10]]}}}